You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-24 - 11:30
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rackfslot0.osadl.org (updated Wed Jun 24, 2026 00:57:25)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
33497989917290,66cyclictest0-21swapper/2223:09:1915
3349774991711,107cyclictest3298111-21kworker/u64:0+efi_rts_wq20:53:484
33497599917185,28cyclictest0-21swapper/719:50:1629
33497629917085,8cyclictest0-21swapper/800:30:1830
33497629917085,8cyclictest0-21swapper/800:30:1830
33498029916988,9cyclictest0-21swapper/2620:20:2619
33498029916988,9cyclictest0-21swapper/2620:20:2519
334979499169139,7cyclictest0-21swapper/1822:35:1710
334979499169139,7cyclictest0-21swapper/1822:35:1610
33498059916882,54cyclictest0-21swapper/2922:14:0622
33497969916881,54cyclictest0-21swapper/2022:14:0513
33497519916883,54cyclictest0-21swapper/422:14:0526
33497679916779,61cyclictest0-21swapper/1020:35:182
33497679916779,61cyclictest0-21swapper/1020:35:182
33497979916673,67cyclictest0-21swapper/2119:20:1614
33497979916673,67cyclictest0-21swapper/2119:20:1614
33497909916585,9cyclictest0-21swapper/1720:35:179
33497909916585,9cyclictest0-21swapper/1720:35:169
33498039916388,10cyclictest0-21swapper/2719:45:1620
33498039916388,10cyclictest0-21swapper/2719:45:1620
33497989916383,59cyclictest0-21swapper/2220:53:4915
33497679916371,64cyclictest0-21swapper/1019:20:162
33497679916371,64cyclictest0-21swapper/1019:20:162
33497989916278,55cyclictest0-21swapper/2200:19:3415
33497989916262,22cyclictest0-21swapper/2222:40:1715
33497989916262,22cyclictest0-21swapper/2222:40:1615
33497799916267,67cyclictest0-21swapper/1419:20:166
33497799916267,67cyclictest0-21swapper/1419:20:166
33497429916281,53cyclictest0-21swapper/122:14:051
33498019916177,53cyclictest0-21swapper/2500:10:1618
33498079916052,100cyclictest0-21swapper/3123:25:1725
33498079916052,100cyclictest0-21swapper/3123:25:1625
33497629916082,5cyclictest0-21swapper/822:40:1730
33497629916082,5cyclictest0-21swapper/822:40:1730
33497909915989,9cyclictest0-21swapper/1723:20:179
33497909915989,9cyclictest0-21swapper/1723:20:169
33497749915980,7cyclictest0-21swapper/1222:40:174
33497749915980,7cyclictest0-21swapper/1222:40:174
33498029915881,2cyclictest0-21swapper/2620:35:1719
33498029915881,2cyclictest0-21swapper/2620:35:1719
33497999915880,4cyclictest0-21swapper/2300:30:1816
33497999915880,4cyclictest0-21swapper/2300:30:1816
3349799991580,91cyclictest0-21swapper/2300:19:3516
33497979915888,56cyclictest0-21swapper/2123:09:1914
33497979915876,53cyclictest0-21swapper/2100:19:3514
33497799915888,65cyclictest0-21swapper/1419:53:346
33497479915886,60cyclictest0-21swapper/323:09:1923
33498059915781,60cyclictest0-21swapper/2921:50:3222
33498059915781,60cyclictest0-21swapper/2921:50:3222
33497679915774,51cyclictest0-21swapper/1000:19:342
33497479915780,50cyclictest0-21swapper/320:35:1823
33497479915780,50cyclictest0-21swapper/320:35:1823
3349801991560,136cyclictest3298111-21kworker/u64:0+efi_rts_wq19:23:2718
3349801991560,136cyclictest3298111-21kworker/u64:0+efi_rts_wq19:23:2718
33497999915677,6cyclictest0-21swapper/2322:40:1716
33497999915677,6cyclictest0-21swapper/2322:40:1716
33497989915678,60cyclictest0-21swapper/2221:45:1815
33497989915678,60cyclictest0-21swapper/2221:45:1815
33497979915680,60cyclictest0-21swapper/2120:53:4914
33497459915687,5cyclictest0-21swapper/222:40:1712
33497459915687,5cyclictest0-21swapper/222:40:1712
33498029915568,14cyclictest3298111-21kworker/u64:0+efi_rts_wq19:45:1619
33498029915568,14cyclictest3298111-21kworker/u64:0+efi_rts_wq19:45:1619
33497909915587,7cyclictest0-21swapper/1720:20:269
33497909915587,7cyclictest0-21swapper/1720:20:269
33497799915581,62cyclictest0-21swapper/1423:09:196
33497989915475,55cyclictest0-21swapper/2219:20:1615
33497989915475,55cyclictest0-21swapper/2219:20:1515
33497679915485,58cyclictest0-21swapper/1023:09:192
33498029915380,5cyclictest0-21swapper/2619:55:1619
334980299153111,31cyclictest0-21swapper/2623:25:1719
334980299153111,31cyclictest0-21swapper/2623:25:1719
33498019915380,57cyclictest0-21swapper/2521:50:3218
33498019915380,57cyclictest0-21swapper/2521:50:3218
33497679915378,58cyclictest0-21swapper/1020:53:492
33498059915277,45cyclictest0-21swapper/2900:10:1522
33497969915279,57cyclictest0-21swapper/2021:50:3213
33497969915279,57cyclictest0-21swapper/2021:50:3213
33497679915266,65cyclictest3298111-21kworker/u64:0+efi_rts_wq21:30:182
33497679915266,65cyclictest3298111-21kworker/u64:0+efi_rts_wq21:30:172
33497519915282,55cyclictest0-21swapper/421:50:3226
33497519915282,55cyclictest0-21swapper/421:50:3226
33498059915172,55cyclictest0-21swapper/2923:15:1722
33497749915187,8cyclictest0-21swapper/1221:30:184
33497749915187,8cyclictest0-21swapper/1221:30:174
33497749915174,7cyclictest3298111-21kworker/u64:0+efi_rts_wq23:20:174
33497749915174,7cyclictest3298111-21kworker/u64:0+efi_rts_wq23:20:174
33497459915177,9cyclictest3298111-21kworker/u64:0+efi_rts_wq20:35:1712
33497459915177,9cyclictest3298111-21kworker/u64:0+efi_rts_wq20:35:1712
33497429915175,46cyclictest3769969-21systemd-journal00:10:151
33497909915088,7cyclictest0-21swapper/1721:40:179
33497909915088,7cyclictest0-21swapper/1721:40:169
334978899150148,1cyclictest0-21swapper/1621:32:298
334978899150148,1cyclictest0-21swapper/1621:32:298
33497799915070,45cyclictest0-21swapper/1400:19:356
33498019914982,38cyclictest0-21swapper/2522:14:0618
3349798991491,84cyclictest0-21swapper/2200:30:1815
3349798991491,84cyclictest0-21swapper/2200:30:1815
33497799914974,57cyclictest0-21swapper/1420:53:496
33497429914880,53cyclictest0-21swapper/121:50:321
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional