You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-19 - 09:53
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: reduced 
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the highest latencies:
System rackfslot5.osadl.org (updated Sat Sep 19, 2026 03:37:14)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
25285991002710015,7cyclictest0-21swapper/202:59:182
25284991001810008,5cyclictest0-21swapper/102:59:181
2528399100099951,53cyclictest22396-21kworker/0:1+events02:59:180
252869999189909,5cyclictest0-21swapper/302:59:183
252859934743462,7cyclictest0-21swapper/203:34:192
252849934673455,5cyclictest0-21swapper/103:34:191
252839934523399,48cyclictest960-21kworker/0:3+events03:34:200
252869933663356,5cyclictest0-21swapper/303:34:193
2528599730718,7cyclictest0-21swapper/202:38:252
2528599723711,7cyclictest0-21swapper/203:22:162
2528499722712,5cyclictest0-21swapper/102:38:241
2528599721706,10cyclictest0-21swapper/203:11:182
2528599720707,7cyclictest0-21swapper/202:49:222
2528599720707,7cyclictest0-21swapper/202:49:222
2528499715705,5cyclictest0-21swapper/103:22:161
2528499712700,6cyclictest0-21swapper/103:11:191
2528499711701,5cyclictest0-21swapper/102:49:231
2528499711701,5cyclictest0-21swapper/102:49:221
2528599702692,5cyclictest0-21swapper/203:00:212
2528599702692,5cyclictest0-21swapper/203:00:202
2528499694685,4cyclictest0-21swapper/103:00:201
2528499694685,4cyclictest0-21swapper/103:00:201
2528399678655,18cyclictest29262-21kworker/0:2+events_freezable_power_02:38:240
2528399678643,30cyclictest22396-21kworker/0:1+events_freezable_power_03:11:180
2528399673648,19cyclictest960-21kworker/0:3+events_freezable_power_03:22:160
2528399669644,19cyclictest14339-21kworker/0:4+events_freezable_power_02:49:220
2528399669644,19cyclictest14339-21kworker/0:4+events_freezable_power_02:49:220
2528399648629,13cyclictest14339-21kworker/0:4+events_freezable_power_03:00:210
2528399648629,13cyclictest14339-21kworker/0:4+events_freezable_power_03:00:200
2528699623612,7cyclictest0-21swapper/302:38:243
2528699614605,5cyclictest0-21swapper/303:22:163
2528699611602,5cyclictest0-21swapper/302:49:233
2528699611602,5cyclictest0-21swapper/302:49:223
2528699609600,5cyclictest0-21swapper/303:11:193
2528699595586,5cyclictest0-21swapper/303:00:203
2528699595586,5cyclictest0-21swapper/303:00:203
2528399723,7cyclictest4953-21ntpq03:15:510
2528399715,9cyclictest1588-20Xorg03:25:590
25283996835,29cyclictest15350irq/419-imx_drm03:05:360
2528399572,5cyclictest26043-21ntpq02:30:460
2528399542,5cyclictest28401-21memory02:40:290
2528399542,5cyclictest28401-21memory02:40:290
2528399532,7cyclictest30904-21irqstats02:50:280
2528399521,38cyclictest25434-21latency_hist02:30:020
2528399521,38cyclictest25434-21latency_hist02:30:020
25285994840,5cyclictest0-21swapper/203:05:292
25285994739,5cyclictest0-21swapper/203:25:582
25285994739,5cyclictest0-21swapper/203:15:292
25286994637,5cyclictest0-21swapper/303:25:483
25286994637,5cyclictest0-21swapper/303:05:343
25286994636,5cyclictest0-21swapper/303:15:503
2528499462,40cyclictest0-21swapper/102:50:421
2528499433,5cyclictest0-21swapper/103:15:471
2528499432,5cyclictest0-21swapper/102:30:421
2528499423,5cyclictest0-21swapper/103:28:011
25284994234,5cyclictest0-21swapper/103:05:291
2528499422,5cyclictest0-21swapper/102:40:431
2528499422,5cyclictest0-21swapper/102:40:431
2528599356,26cyclictest17592irq/55-edma2-chan7-tx02:50:422
2528599352,29cyclictest0-21swapper/202:30:432
25286993425,5cyclictest0-21swapper/302:40:413
25286993425,5cyclictest0-21swapper/302:40:413
25286993324,5cyclictest0-21swapper/302:30:283
25285993325,5cyclictest0-21swapper/202:40:262
25285993325,5cyclictest0-21swapper/202:40:262
25286993123,5cyclictest0-21swapper/302:50:493
2528499313,5cyclictest0-21swapper/102:30:011
2528499313,5cyclictest0-21swapper/102:30:001
2528599265,18cyclictest17592irq/55-edma2-chan7-tx02:30:012
2528599265,18cyclictest17592irq/55-edma2-chan7-tx02:30:012
25286992516,5cyclictest0-21swapper/302:30:033
25286992516,5cyclictest0-21swapper/302:30:023
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional