You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-17 - 07:44
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: reduced 
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 376 highest latencies:
System rackfslot5.osadl.org (updated Wed Jun 17, 2026 03:37:12)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
26038991049110421,65cyclictest6439-21kworker/0:3+events03:34:220
26041991028910280,5cyclictest0-21swapper/303:34:223
26039991028310276,3cyclictest0-21swapper/103:34:211
26040991010110091,5cyclictest0-21swapper/203:34:222
26041991007810066,7cyclictest0-21swapper/302:59:173
26039991007210062,5cyclictest0-21swapper/102:59:171
26038991005610007,44cyclictest6439-21kworker/0:3+events02:59:180
260409998889877,6cyclictest0-21swapper/202:59:182
2604199726714,7cyclictest0-21swapper/303:17:153
2604199726714,7cyclictest0-21swapper/302:44:213
2604199726714,7cyclictest0-21swapper/302:44:213
2604199723711,7cyclictest0-21swapper/302:33:223
2603999720710,5cyclictest0-21swapper/103:17:151
2603999720710,5cyclictest0-21swapper/102:44:211
2603999720710,5cyclictest0-21swapper/102:44:201
2603999717707,5cyclictest0-21swapper/102:33:221
2604199713701,7cyclictest0-21swapper/303:06:173
2604199712700,7cyclictest0-21swapper/303:28:123
2603999707697,5cyclictest0-21swapper/103:06:171
2603999706696,5cyclictest0-21swapper/103:28:121
2603899681655,20cyclictest28857-21kworker/0:5+events_freezable_power_02:44:210
2603899681655,20cyclictest28857-21kworker/0:5+events_freezable_power_02:44:200
2603899676655,16cyclictest11165-21kworker/0:0+events_freezable_power_03:17:140
2603899674652,17cyclictest12282-21kworker/0:1+events_freezable_power_02:33:230
2603899673643,25cyclictest479-21kworker/0:4+events_freezable_power_03:06:170
2603899667641,20cyclictest479-21kworker/0:4+events_freezable_power_03:28:130
2604099540525,8cyclictest0-21swapper/203:17:142
2604099536522,7cyclictest0-21swapper/202:33:232
2604099535525,5cyclictest0-21swapper/202:44:212
2604099535525,5cyclictest0-21swapper/202:44:202
2604099522512,5cyclictest0-21swapper/203:06:172
2604099521511,5cyclictest0-21swapper/203:28:132
26038996339,20cyclictest15350irq/419-imx_drm03:05:010
2603899631,10cyclictest4437-21ntpq03:10:320
2603899572,6cyclictest7074-21ntpq03:20:420
2603899572,6cyclictest7074-21ntpq03:20:420
26038995520,31cyclictest9450irq/76-5b050000.ethernet02:45:350
26038995222,27cyclictest31357-21/usr/sbin/munin02:50:230
2603999505,5cyclictest0-21swapper/103:20:381
2603999505,5cyclictest0-21swapper/103:20:381
26038995024,22cyclictest9450irq/76-5b050000.ethernet02:35:310
26041994940,5cyclictest0-21swapper/303:20:383
26041994940,5cyclictest0-21swapper/303:20:383
26041994839,5cyclictest0-21swapper/303:10:343
26040994737,5cyclictest0-21swapper/203:20:412
26040994737,5cyclictest0-21swapper/203:20:412
26041994637,5cyclictest0-21swapper/302:50:013
2603999465,5cyclictest0-21swapper/102:45:151
26041994536,5cyclictest0-21swapper/303:05:003
26040994537,5cyclictest0-21swapper/203:10:332
2603999455,5cyclictest0-21swapper/103:10:551
2603999443,5cyclictest0-21swapper/103:00:441
2603999443,5cyclictest0-21swapper/102:50:331
26040994133,5cyclictest0-21swapper/203:05:012
2604099402,34cyclictest0-21swapper/202:50:372
2604099392,33cyclictest0-21swapper/202:35:392
26038993917,5cyclictest26018-21latency_hist02:30:010
26038993917,5cyclictest26018-21latency_hist02:30:010
2604099372,31cyclictest0-21swapper/202:45:212
26041993628,5cyclictest0-21swapper/302:50:443
26041993627,5cyclictest0-21swapper/302:35:393
2603999355,5cyclictest0-21swapper/102:35:391
2603999335,24cyclictest0-21swapper/102:30:011
2603999335,24cyclictest0-21swapper/102:30:011
2604099282,12cyclictest0-21swapper/202:30:022
2604099282,12cyclictest0-21swapper/202:30:022
26041992516,5cyclictest0-21swapper/302:30:023
26041992516,5cyclictest0-21swapper/302:30:023
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional