You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-08-28 - 22:29
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackfslot5.osadl.org (updated Thu Aug 28, 2025 00:43:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
31155998436,42cyclictest15050irq/74-5b0500000
31155998436,42cyclictest15050irq/74-5b0500000
31157998271,5cyclictest0-21swapper/22
31157998271,5cyclictest0-21swapper/22
31157998171,5cyclictest0-21swapper/22
31157998171,5cyclictest0-21swapper/22
31155998135,40cyclictest15050irq/74-5b0500000
31155998134,41cyclictest15050irq/74-5b0500000
31155998134,41cyclictest15050irq/74-5b0500000
31157998069,5cyclictest0-21swapper/22
3115599804,50cyclictest11649-21diskstats0
3115599804,50cyclictest11649-21diskstats0
3115599803,70cyclictest20379-21ntpq0
31155998034,40cyclictest15050irq/74-5b0500000
31155998034,40cyclictest15050irq/74-5b0500000
31155998031,43cyclictest15050irq/74-5b0500000
31155998021,53cyclictest8890-1kworker/0:0H0
31157997969,5cyclictest0-21swapper/22
31157997969,5cyclictest0-21swapper/22
31157997968,5cyclictest0-21swapper/22
31157997968,5cyclictest0-21swapper/22
3115599794,50cyclictest1331-21ntpq0
3115599793,69cyclictest20201-21/usr/sbin/munin0
3115599793,69cyclictest20201-21/usr/sbin/munin0
31155997936,37cyclictest15050irq/74-5b0500000
31155997935,38cyclictest15050irq/74-5b0500000
31155997935,38cyclictest15050irq/74-5b0500000
31155997933,41cyclictest15050irq/74-5b0500000
31155997933,41cyclictest15050irq/74-5b0500000
31155997933,41cyclictest15050irq/74-5b0500000
31157997868,5cyclictest0-21swapper/22
31157997868,5cyclictest0-21swapper/22
31157997868,5cyclictest0-21swapper/22
31157997868,5cyclictest0-21swapper/22
31157997868,5cyclictest0-21swapper/22
31157997867,5cyclictest0-21swapper/22
31157997867,5cyclictest0-21swapper/22
3115599784,50cyclictest25860-21diskstats0
3115599784,49cyclictest7097-21ntpq0
3115599784,48cyclictest30155-21ntpq0
3115599784,48cyclictest14600-21ntpq0
31155997837,36cyclictest15050irq/74-5b0500000
31155997837,36cyclictest15050irq/74-5b0500000
31155997835,38cyclictest15050irq/74-5b0500000
31155997833,39cyclictest15050irq/74-5b0500000
31155997831,41cyclictest15050irq/74-5b0500000
31155997831,41cyclictest15050irq/74-5b0500000
31157997767,5cyclictest0-21swapper/22
31157997767,5cyclictest0-21swapper/22
31157997767,5cyclictest0-21swapper/22
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional