You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-02 - 12:51
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackfslot5.osadl.org (updated Fri May 02, 2025 00:43:41)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2850099596561,29cyclictest18023-21kworker/u8:40
2850099587552,30cyclictest14438-21kworker/u8:10
2850299577566,5cyclictest0-21swapper/22
2850299577566,5cyclictest0-21swapper/22
2850399574563,5cyclictest0-21swapper/33
2850399573562,5cyclictest0-21swapper/33
2850399573562,5cyclictest0-21swapper/33
2850399570560,5cyclictest0-21swapper/33
2850399570560,5cyclictest0-21swapper/33
2850399569559,5cyclictest0-21swapper/33
2850399568558,5cyclictest0-21swapper/33
2850199568557,5cyclictest0-21swapper/11
2850199568557,5cyclictest0-21swapper/11
2850099568532,30cyclictest18023-21kworker/u8:40
2850099564530,29cyclictest30233-21kworker/u8:10
2850399563553,5cyclictest0-21swapper/33
2850399563553,5cyclictest0-21swapper/33
2850399563553,5cyclictest0-21swapper/33
2850399563553,5cyclictest0-21swapper/33
2850399563553,5cyclictest0-21swapper/33
2850399563553,5cyclictest0-21swapper/33
2850399562552,5cyclictest0-21swapper/33
2850399559549,5cyclictest0-21swapper/33
2850399559548,5cyclictest0-21swapper/33
2850399559545,8cyclictest0-21swapper/33
2850399559545,8cyclictest0-21swapper/33
2850399553543,5cyclictest0-21swapper/33
2850399553543,5cyclictest0-21swapper/33
2850399552542,5cyclictest0-21swapper/33
2850399550540,5cyclictest0-21swapper/33
2850399549539,5cyclictest0-21swapper/33
2850399549539,5cyclictest0-21swapper/33
2850399549539,5cyclictest0-21swapper/33
2850399549538,5cyclictest0-21swapper/33
2850399548538,5cyclictest0-21swapper/33
2850399545535,5cyclictest0-21swapper/33
2850399545535,5cyclictest0-21swapper/33
2850399544534,5cyclictest0-21swapper/33
2850399541531,5cyclictest0-21swapper/33
2850399541531,5cyclictest0-21swapper/33
2850099531504,22cyclictest31670-21kworker/u8:20
2850099531494,32cyclictest14438-21kworker/u8:10
2850099529503,21cyclictest10990-21kworker/u8:30
2850099529503,21cyclictest10990-21kworker/u8:30
2850099529494,30cyclictest32536-21kworker/u8:30
2850099529494,30cyclictest32536-21kworker/u8:30
2850099527501,21cyclictest1808-21kworker/u8:10
2850099527501,21cyclictest1808-21kworker/u8:10
2850099527501,21cyclictest14438-21kworker/u8:10
2850099526499,22cyclictest21317-21kworker/u8:20
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional