You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-04 - 12:40
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: reduced 
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 792 highest latencies:
System rackfslot5.osadl.org (updated Fri Sep 04, 2026 03:37:13)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
8964991007010057,8cyclictest0-21swapper/202:59:192
8964991007010057,8cyclictest0-21swapper/202:59:182
8963991005910049,5cyclictest0-21swapper/102:59:181
8963991005910049,5cyclictest0-21swapper/102:59:181
896299100589994,59cyclictest2606-21kworker/0:0+events02:59:180
896299100589994,59cyclictest2606-21kworker/0:0+events02:59:180
89659999669957,5cyclictest0-21swapper/302:59:183
89659999669957,5cyclictest0-21swapper/302:59:183
89649999479935,7cyclictest0-21swapper/203:33:542
89639999399927,5cyclictest0-21swapper/103:33:551
89629999129872,35cyclictest13076-21kworker/0:5+events03:33:540
89659998439834,5cyclictest0-21swapper/303:33:553
896499723711,7cyclictest0-21swapper/203:06:282
896399713703,5cyclictest0-21swapper/103:06:281
896499712700,7cyclictest0-21swapper/203:17:272
896499712700,7cyclictest0-21swapper/203:17:262
896499709697,7cyclictest0-21swapper/202:33:342
896499706694,7cyclictest0-21swapper/202:44:322
896399703692,5cyclictest0-21swapper/103:17:261
896399703692,5cyclictest0-21swapper/103:17:261
896499702690,7cyclictest0-21swapper/203:28:242
896399700689,6cyclictest0-21swapper/102:33:341
896399696686,5cyclictest0-21swapper/102:44:321
896399692682,5cyclictest0-21swapper/103:28:241
896299664648,11cyclictest13076-21kworker/0:5+events_freezable_power_03:06:280
896299653637,11cyclictest13076-21kworker/0:5+events_freezable_power_03:17:270
896299653637,11cyclictest13076-21kworker/0:5+events_freezable_power_03:17:260
896299650634,11cyclictest6199-21kworker/0:3+events_freezable_power_02:33:340
896299647631,11cyclictest6199-21kworker/0:3+events_freezable_power_02:44:320
896299643627,11cyclictest25821-21kworker/0:4+events_freezable_power_03:28:240
896599624611,8cyclictest0-21swapper/303:06:283
896599614599,8cyclictest0-21swapper/303:17:263
896599614599,8cyclictest0-21swapper/303:17:263
896599611596,8cyclictest0-21swapper/302:33:343
896599605593,8cyclictest0-21swapper/302:44:323
896599605590,8cyclictest0-21swapper/303:28:253
8962996923,39cyclictest9450irq/76-5b050000.ethernet03:20:120
8962996617,5cyclictest19600-21ntpq03:10:350
8962996617,5cyclictest19600-21ntpq03:10:350
8962996616,44cyclictest17775-21xterm03:05:050
8962996014,42cyclictest14052-21sed02:50:040
896299519,37cyclictest14273-21mousedance02:50:170
8962994929,6cyclictest11013-21ps02:35:510
8964994840,5cyclictest0-21swapper/203:10:362
8964994840,5cyclictest0-21swapper/203:10:362
8964994838,5cyclictest0-21swapper/203:20:132
8965994738,5cyclictest0-21swapper/303:05:023
8964994737,5cyclictest0-21swapper/202:50:062
8963994739,5cyclictest0-21swapper/103:10:401
8963994739,5cyclictest0-21swapper/103:10:391
896399471,5cyclictest0-21swapper/102:45:501
8962994716,18cyclictest8985-21latency_hist02:30:010
8964994638,5cyclictest0-21swapper/203:05:012
8965994536,5cyclictest0-21swapper/303:20:073
8965994536,5cyclictest0-21swapper/303:10:373
8965994536,5cyclictest0-21swapper/303:10:363
8965994536,5cyclictest0-21swapper/302:50:023
896399451,5cyclictest0-21swapper/102:35:451
8963994335,5cyclictest0-21swapper/103:20:351
896399430,5cyclictest0-21swapper/102:50:121
8963993830,5cyclictest0-21swapper/103:05:021
8964993628,5cyclictest0-21swapper/202:50:292
896499351,30cyclictest0-21swapper/202:35:202
8965993425,5cyclictest0-21swapper/302:35:363
8965993325,5cyclictest0-21swapper/302:50:323
8965992617,5cyclictest0-21swapper/302:30:033
896499245,16cyclictest17592irq/55-edma2-chan7-tx02:30:012
896399242,18cyclictest0-21swapper/102:30:021
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional