You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-24 - 02:42
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackfslot7.osadl.org (updated Sat May 23, 2026 12:46:10)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
312172991620,1cyclictest0-21swapper/608:20:116
312166995415,19cyclictest0-21swapper/012:30:160
312170995314,20cyclictest0-21swapper/409:10:174
312169995313,40cyclictest511ktimers/311:14:273
312166995113,38cyclictest0-21swapper/008:30:160
312168995011,19cyclictest0-21swapper/211:00:152
312166994930,19cyclictest0-21swapper/007:35:300
31217099489,39cyclictest0-21swapper/410:10:164
312166994810,19cyclictest0-21swapper/011:05:160
31217299479,19cyclictest0-21swapper/609:20:166
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional