You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-11 - 21:19
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackfslot7.osadl.org (updated Tue Aug 11, 2026 12:46:10)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
4080984991070,1cyclictest0-21swapper/708:45:127
408098099900,1cyclictest0-21swapper/308:45:113
408097899889,79cyclictest0-21swapper/112:25:161
4080981997517,39cyclictest13183-21chrt10:56:284
4080981997235,18cyclictest601ktimers/409:16:484
4080981997132,21cyclictest0-21swapper/410:02:584
4080983997011,19cyclictest0-21swapper/610:30:166
4080981996930,39cyclictest0-21swapper/412:22:344
4080981996930,39cyclictest0-21swapper/407:15:264
4080981996830,18cyclictest0-21swapper/411:32:504
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional