You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-14 - 22:30
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackfslot7.osadl.org (updated Tue Jul 14, 2026 12:46:08)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2828376991110,110cyclictest0-21swapper/009:15:150
2828382999228,39cyclictest2981476-21ntp_offset11:45:186
2828382997617,58cyclictest2900904-21smartctl09:20:156
2828382997537,19cyclictest781ktimers/609:11:176
2828382997332,19cyclictest194598rtkit-daemon08:56:116
2828382997315,39cyclictest2871722-21chrt08:26:476
2828382997234,19cyclictest2930195-21munin-run10:15:016
2828382997233,39cyclictest0-21swapper/607:32:276
2828382997233,19cyclictest0-21swapper/607:37:036
2828382997232,39cyclictest0-21swapper/612:30:426
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional