You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-31 - 04:47
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackfslot7.osadl.org (updated Tue Mar 31, 2026 00:46:10)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
92861799930,92cyclictest0-21swapper/022:10:190
92861799920,91cyclictest0-21swapper/023:10:130
928622999132,58cyclictest1000413-21aten2.4_rfpower21:20:135
928622997618,39cyclictest988872-21latency_hist21:00:015
928622997437,18cyclictest236199-21snmpd19:29:105
928622997133,38cyclictest0-21swapper/523:18:175
928622997133,38cyclictest0-21swapper/523:18:165
928622997132,39cyclictest0-21swapper/520:11:535
928622997033,18cyclictest691ktimers/520:41:125
928622997032,19cyclictest0-21swapper/522:00:525
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional