You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-10 - 10:57
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackfslot7.osadl.org (updated Tue Mar 10, 2026 00:46:07)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
10516899135133,1cyclictest0-21swapper/320:00:013
105172998447,18cyclictest101550irq/39-eno2-TxRx-023:00:247
105172997859,19cyclictest0-21swapper/722:25:127
105172997639,18cyclictest871ktimers/720:22:027
105172997333,39cyclictest211456-21sensors_temp22:20:217
105172997032,19cyclictest139793-21/usr/sbin/munin20:10:187
105165997012,18cyclictest0-21swapper/022:10:160
105172996967,1cyclictest0-21swapper/720:00:027
105172996831,18cyclictest172707-21ld21:10:207
10517299678,58cyclictest236199-21snmpd00:15:487
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional