You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-09 - 07:49
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackfslot7.osadl.org (updated Tue Dec 09, 2025 00:46:14)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3084918998729,39cyclictest3250897-21mii-tool00:00:164
3084918998079,1cyclictest1-21systemd21:10:014
3084918997416,39cyclictest3264116-21munin-run00:25:004
3084918997413,59cyclictest3190246-21kworker/u32:2+events_unbound23:09:394
3084918997412,41cyclictest3189481-21taskset22:10:414
3084918997315,39cyclictest3130708-21kworker/u32:3+events_unbound21:58:134
3084918997233,19cyclictest0-21swapper/419:50:514
3084918997214,39cyclictest3084668-21kworker/u32:0+events_unbound20:09:014
3084918997212,59cyclictest3172725-21kworker/u32:0+events_unbound21:54:014
3084918997212,59cyclictest3084668-21kworker/u32:0+events_unbound19:18:394
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional