You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-22 - 14:48
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackfslot7.osadl.org (updated Wed Jul 22, 2026 00:46:10)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
572022991170,116cyclictest0-21swapper/222:25:182
572022991055,99cyclictest0-21swapper/220:05:162
572026999111,79cyclictest0-21swapper/623:45:166
572025998910,40cyclictest685004-21systemctl22:35:005
572025997414,40cyclictest713606-21if_eno123:25:145
572025997315,39cyclictest717470-21grep23:30:225
572025997313,59cyclictest0-21swapper/520:22:295
572025997313,19cyclictest0-21swapper/521:21:535
572025997132,39cyclictest0-21swapper/521:18:035
572025997112,21cyclictest0-21swapper/500:27:325
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional