You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-01 - 16:06
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackfslot7.osadl.org (updated Mon Dec 01, 2025 12:46:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
39571339910931,39cyclictest4015798-21ntp_kernel_pll_08:50:214
3957133997637,19cyclictest40324652sleep409:20:194
3957133997537,38cyclictest783-21mta-sts-daemon09:40:504
3957133997537,19cyclictest4112172-21cat11:40:254
3957133997416,19cyclictest4110267-21munin-run11:40:004
3957133996930,19cyclictest0-21swapper/410:21:204
3957133996810,39cyclictest4058082-21ps10:05:244
3957133996728,19cyclictest0-21swapper/410:00:054
3957133996123,18cyclictest0-21swapper/410:11:224
395713399610,21cyclictest3993143-21sed08:10:274
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional