You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-08 - 10:20

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #f, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails
  
Click here to display the system's profile data.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackfslot7s.osadl.org (updated Sat Nov 08, 2025 00:44:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
160730499268613,2668cyclictest1701459-21kworker/0:0+events00:05:130
160730499264812,2632cyclictest1640954-21kworker/0:1+events21:00:160
160731499262912,2612cyclictest1674463-21kworker/2:2+events22:45:222
160731499255612,2540cyclictest1610392-21kworker/2:0+events19:20:192
16073049925549,2543cyclictest1695223-21kworker/0:0+events23:50:000
160730999254711,2532cyclictest1696762-21kworker/1:2+events23:55:151
160730999252711,2512cyclictest1688946-21kworker/1:1+events23:30:151
160731499249912,2484cyclictest1661500-21kworker/2:1+events22:03:582
160731999245212,2436cyclictest1615700-21kworker/3:2+events19:45:143
160730999244112,2427cyclictest1698398-21kworker/1:0+events00:00:101
160731499242312,2407cyclictest1623348-21kworker/2:0+events19:59:412
160731499241912,2404cyclictest1693482-21kworker/2:0+events00:00:322
160731499241912,2404cyclictest1635220-21kworker/2:2+events20:48:322
160730999241810,2405cyclictest1618626-21kworker/1:0+events19:42:311
160730999241712,2401cyclictest1650479-21kworker/1:0+events21:32:541
160731499241410,2400cyclictest1661500-21kworker/2:1+events22:32:282
160730999241412,2399cyclictest1620324-21kworker/1:2+events20:03:531
160731499241111,2397cyclictest1703250-21kworker/2:2+events00:22:472
160730999240911,2395cyclictest1664871-21kworker/1:1+events22:13:481
160731499240612,2391cyclictest1693482-21kworker/2:0+events23:44:392
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional