You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-13 - 13:27

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #f, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails
  
Click here to display the system's profile data.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackfslot7s.osadl.org (updated Sat Jun 13, 2026 00:44:18)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
408040799304015,3020cyclictest4167012-21kworker/2:2+events23:50:172
408041199283613,2819cyclictest4104278-21kworker/3:2+events20:45:193
408040599280413,2786cyclictest4180078-21kworker/1:1+events00:20:171
408040199276411,2748cyclictest4139806-21kworker/0:0+events22:15:100
408041199274910,2734cyclictest4155550-21kworker/3:0+events23:15:003
408040599272613,2709cyclictest4162054-21kworker/1:1+events23:30:161
408041199266113,2646cyclictest4098247-21kworker/3:1+events20:05:133
408041199265813,2643cyclictest4122008-21kworker/3:2+events21:30:163
408041199263813,2621cyclictest4113787-21kworker/3:1+events21:04:443
408040799257712,2562cyclictest4154458-21kworker/2:0+events23:03:382
408040799257612,2560cyclictest4165413-21kworker/2:0+events23:37:272
408040599257112,2555cyclictest4176136-21kworker/1:0+events00:10:501
408041199257011,2556cyclictest4172617-21kworker/3:0+events00:11:373
408040599256612,2550cyclictest4163747-21kworker/1:2+events23:35:581
408040599256412,2550cyclictest4083678-21kworker/1:1+events19:20:101
408040599256310,2549cyclictest4101401-21kworker/1:2+events20:20:131
408040599255611,2541cyclictest4166925-21kworker/1:0+events23:44:141
408040799255312,2538cyclictest4120288-21kworker/2:1+events21:16:562
408040599254912,2535cyclictest4147661-21kworker/1:2+events22:45:151
40804059925459,2532cyclictest4142795-21kworker/1:1+events22:34:111
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional