You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-08 - 06:15

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #f, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails
  
Click here to display the system's profile data.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackfslot7s.osadl.org (updated Wed Jul 08, 2026 00:44:16)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
335879499380718,3784cyclictest3381163-21kworker/2:1+events20:59:392
335878599321815,3197cyclictest3384536-21kworker/0:2+events20:40:120
335879099315613,3138cyclictest3416950-21kworker/1:1+events22:15:001
335878599308214,3063cyclictest3436088-21kworker/0:2+events23:25:120
335879699301111,2996cyclictest3353502-21kworker/3:2+events19:15:213
335879499295511,2940cyclictest3431179-21kworker/2:0+events23:05:182
335879499295114,2932cyclictest3431179-21kworker/2:0+events23:00:172
335879499295014,2932cyclictest3437871-21kworker/2:0+events23:35:212
335879699293412,2916cyclictest3408643-21kworker/3:2+events21:55:133
33587909928195,2810cyclictest3416950-21kworker/1:1+events22:30:131
335879099280713,2790cyclictest3456802-21kworker/1:0+events00:30:121
335879099280611,2792cyclictest3382914-21kworker/1:2+events20:32:381
335879099279913,2782cyclictest3437811-21kworker/1:1+events23:27:021
335879499279513,2778cyclictest3450343-21kworker/2:0+events23:57:292
335879099279511,2780cyclictest3418667-21kworker/1:0+events22:15:461
33587859927929,2779cyclictest3400416-21kworker/0:1+events21:28:110
335879499277713,2760cyclictest3384362-21kworker/2:0+events20:30:202
335879499277013,2753cyclictest3371833-21kworker/2:1+events20:04:282
335879499276912,2753cyclictest3365447-21kworker/2:2+events19:38:572
335879499276613,2749cyclictest3401998-21kworker/2:1+events21:57:102
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional