You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-09-19 - 05:13
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackcslot2.osadl.org (updated Fri Sep 19, 2025 00:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1164027158,8sleep10-21swapper/119:06:191
315252700,0sleep00-21swapper/021:16:550
1162427057,8sleep00-21swapper/019:06:080
95052580,1sleep10-21swapper/120:22:341
11906994210,31cyclictest0-21swapper/022:43:370
11907993533,1cyclictest24-21ksoftirqd/123:03:341
11906993315,17cyclictest97950irq/108-eth1-tx22:56:000
11907993124,5cyclictest24-21ksoftirqd/121:22:051
11907993010,2cyclictest0-21swapper/123:58:361
1190799295,3cyclictest91rcu_preempt21:35:311
1190799293,1cyclictest91rcu_preempt22:52:331
11907992929,0cyclictest0-21swapper/121:28:031
11907992928,1cyclictest24-21ksoftirqd/123:37:491
11907992925,2cyclictest231ktimersoftd/122:05:251
1190799291,4cyclictest15793-21apache_volume19:17:281
1190799290,3cyclictest0-21swapper/120:47:321
11906992923,5cyclictest25605-21apache200:25:580
11906992810,1cyclictest0-21swapper/023:47:260
11907992726,0cyclictest0-21swapper/122:33:591
11907992725,1cyclictest24-21ksoftirqd/123:32:281
11907992725,1cyclictest24-21ksoftirqd/121:23:311
11907992715,3cyclictest91rcu_preempt21:02:271
11906992710,9cyclictest0-21swapper/022:02:070
11906992710,9cyclictest0-21swapper/022:02:070
11906992710,12cyclictest0-21swapper/022:27:490
1190799261,8cyclictest91rcu_preempt23:31:451
11907992611,1cyclictest91rcu_preempt22:51:001
1190699262,23cyclictest0-21swapper/021:47:030
726622510,2sleep00-21swapper/023:44:580
1190799254,11cyclictest91rcu_preempt22:10:521
11907992519,3cyclictest24-21ksoftirqd/122:25:581
1190799250,24cyclictest0-21swapper/122:18:471
11906992510,8cyclictest0-21swapper/021:21:430
1190799247,1cyclictest91rcu_preempt00:22:521
11907992424,0cyclictest24-21ksoftirqd/100:07:291
11907992422,1cyclictest0-21swapper/122:30:181
11907992421,2cyclictest24-21ksoftirqd/100:32:591
1190799240,4cyclictest0-21swapper/123:44:371
11906992417,5cyclictest25594-21apache200:31:090
2522322310,1sleep00-21swapper/023:23:510
1190799236,10cyclictest0-21swapper/121:12:311
11907992323,0cyclictest24-21ksoftirqd/121:47:121
11907992315,3cyclictest24-21ksoftirqd/120:37:351
11907992313,4cyclictest817-21apache221:39:131
11907992310,1cyclictest0-21swapper/100:31:461
1190799230,2cyclictest0-21swapper/123:00:541
1190699232,3cyclictest0-21swapper/022:51:100
11906992321,1cyclictest817-21apache221:49:080
11906992310,1cyclictest0-21swapper/021:52:220
11906992310,1cyclictest0-21swapper/000:04:470
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional