You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-28 - 02:29
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot3.osadl.org (updated Mon Jul 27, 2026 12:45:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
139491209176,22phc2sys0-21swapper/307:09:523
86952207174,22sleep20-21swapper/207:08:022
87292203171,21sleep10-21swapper/107:08:291
86112202169,22sleep00-21swapper/007:06:560
2174221670,5sleep0914799cyclictest09:50:150
276042560,3sleep027607-21ptp4l-jitter07:45:260
139391560,1ptp4l401ktimersoftd/311:20:223
139391470,1ptp4l401ktimersoftd/312:12:473
139391450,1ptp4l401ktimersoftd/310:06:403
139391440,35ptp4l0-21swapper/307:10:013
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional