You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-06 - 22:13
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot3.osadl.org (updated Mon Jul 06, 2026 12:45:40)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
139491224196,19phc2sys0-21swapper/307:09:583
166652206173,22sleep20-21swapper/207:09:292
165732204170,23sleep00-21swapper/007:08:180
164032203170,21sleep10-21swapper/107:06:071
139391920,1ptp4l1951-21/usr/sbin/munin12:15:153
17005996426,5cyclictest9-21ksoftirqd/010:15:140
17005996226,10cyclictest9-21ksoftirqd/012:25:270
17008996127,5cyclictest41-21ksoftirqd/310:35:263
17005996121,8cyclictest9-21ksoftirqd/008:10:160
17008996032,7cyclictest41-21ksoftirqd/312:35:163
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional