You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-14 - 06:26
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rackdslot3.osadl.org (updated Sun Dec 14, 2025 00:45:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
194642214180,22sleep20-21swapper/219:07:342
193152211178,22sleep00-21swapper/019:05:430
193132211177,23sleep30-21swapper/319:05:433
194632208176,21sleep10-21swapper/119:07:341
11432790,2sleep30-21swapper/319:35:303
311452640,5sleep11994199cyclictest20:40:201
110532610,2sleep30-21swapper/322:10:313
1394916040,11phc2sys0-21swapper/319:10:013
112032560,1sleep00-21swapper/000:25:350
26342510,3sleep3391rcuc/319:40:213
1994099491,45cyclictest22214-21dpkg23:45:000
287742480,2sleep00-21swapper/019:25:300
139391460,0ptp4l401ktimersoftd/323:57:583
139391450,1ptp4l401ktimersoftd/323:51:343
139391450,0ptp4l401ktimersoftd/300:29:293
19942994437,4cyclictest4592-21wc00:15:012
139391430,0ptp4l401ktimersoftd/322:25:373
139391420,0ptp4l401ktimersoftd/319:55:463
1994399412,36cyclictest31305-21fschecks_count20:40:223
139391410,0ptp4l401ktimersoftd/320:05:053
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional