You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-03 - 11:21
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot7.osadl.org (updated Wed Dec 03, 2025 00:46:05)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
72507499419417,2cyclictest2343-21snmpd19:26:0311
72508199406403,2cyclictest1106996-21kworker/u64:0+events_unbound20:58:224
72507099385385,0cyclictest0-21swapper/122:14:041
72508299362362,0cyclictest0-21swapper/1319:26:045
72508499360360,0cyclictest0-21swapper/1520:58:207
72508499358357,0cyclictest0-21swapper/1521:08:237
72507999357355,2cyclictest788260-21kworker/u64:7+events_unbound19:26:042
72507999342340,1cyclictest29450irq/128-xhci_hcd20:58:212
72507199337337,0cyclictest0-21swapper/219:26:048
72507199322322,0cyclictest0-21swapper/220:58:218
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional