You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-09 - 05:55
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot7.osadl.org (updated Fri May 09, 2025 00:46:18)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
72015299288282,5cyclictest58328-21Renderer00:28:214
72014899288282,5cyclictest58328-21Renderer00:31:213
720112992880,287cyclictest0-21swapper/019:13:310
72015699287282,4cyclictest58328-21Renderer19:35:525
72014899287282,4cyclictest58328-21Renderer19:46:513
720143992870,1cyclictest0-21swapper/900:36:0015
720112992870,0cyclictest0-21swapper/019:37:130
72015299286282,3cyclictest9464-21Xorg00:31:184
72014899286282,3cyclictest9464-21Xorg19:18:413
72014899286281,3cyclictest58328-21Renderer19:25:073
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional