You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-08 - 16:10
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot7.osadl.org (updated Mon Dec 08, 2025 00:46:08)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2868394994419,28cyclictest0-21swapper/220:11:218
2868389994394,27cyclictest361ktimers/120:03:211
2868394994387,27cyclictest0-21swapper/220:26:588
2868394994364,27cyclictest0-21swapper/219:38:478
2868394994359,27cyclictest0-21swapper/219:43:268
2868394994343,27cyclictest0-21swapper/219:29:218
28684269942921,405cyclictest0-21swapper/923:35:2215
2868442994270,426cyclictest0-21swapper/1420:23:586
2868442994270,28cyclictest0-21swapper/1419:57:266
28683999942518,406cyclictest0-21swapper/319:28:469
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional