You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-25 - 11:01
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot7.osadl.org (updated Tue Nov 25, 2025 00:45:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
29307362960,0sleep140-21swapper/1420:16:496
2656689998745,42cyclictest0-21swapper/821:14:5814
2656689998745,42cyclictest0-21swapper/821:14:5714
2656708998613,73cyclictest0-21swapper/1321:14:585
2656708998613,73cyclictest0-21swapper/1321:14:575
265670499781,1cyclictest0-21swapper/1223:35:194
32445520750,74data-loop.00-21swapper/219:05:428
2656704997520,28cyclictest0-21swapper/1221:14:584
2656704997520,28cyclictest0-21swapper/1221:14:574
32444420720,70data-loop.00-21swapper/319:05:419
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional