You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-09 - 16:57
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot8.osadl.org (updated Sun Nov 09, 2025 12:45:16)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
57702995210,509cyclictest341522-21meminfo12:10:193
57699995070,504cyclictest298233-21meminfo11:25:2314
57703994260,420cyclictest308314-21meminfo11:35:204
57695992610,260cyclictest312904-21meminfo11:40:2311
57689992590,256cyclictest298231-21meminfo11:25:230
57701992571,254cyclictest303410-21meminfo11:30:242
57699992221,220cyclictest336934-21meminfo12:05:2014
57701991450,144cyclictest287698-21meminfo11:15:232
576999910478,1cyclictest1524330-21Isolated13:59:1214
5769499920,90cyclictest190396-21meminfo09:30:2110
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional