You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-11 - 00:33
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot8.osadl.org (updated Mon Nov 10, 2025 12:45:20)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1710547991070,106cyclictest1886074-21meminfo10:20:1914
171054399980,96cyclictest1896193-21meminfo10:30:2111
171053999980,97cyclictest1801781-21meminfo08:45:161
171053999980,97cyclictest1801781-21meminfo08:45:161
171055099970,95cyclictest1733462-21meminfo07:30:193
171053899930,92cyclictest1929475-21meminfo11:05:220
171053899930,92cyclictest1929475-21meminfo11:05:220
171054399920,90cyclictest1814714-21meminfo09:05:2011
171055199890,88cyclictest2000712-21meminfo12:20:234
171054399890,88cyclictest1977296-21meminfo11:55:2111
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional