You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-09 - 05:43
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot8.osadl.org (updated Thu May 08, 2025 12:46:02)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
189334399630,62cyclictest1896085-21meminfo07:15:022
1893345996224,25cyclictest11828-21thunderbird08:32:313
1893341995840,16cyclictest3940150-21vncviewer12:18:0214
1893343995552,1cyclictest0-21swapper/1010:14:082
1893346995439,13cyclictest3828764-21AppRun12:26:544
1893343995452,1cyclictest0-21swapper/1012:33:302
1893334995250,2cyclictest0-21swapper/209:33:068
189333399500,39cyclictest0-21swapper/110:14:081
1893334994943,3cyclictest0-21swapper/212:18:028
1893348994539,4cyclictest11828-21thunderbird07:43:375
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional