You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-03 - 02:17
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack3slot0.osadl.org (updated Wed Dec 03, 2025 00:43:27)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
708226156,2sleep50-21swapper/518:52:565
76042530,0sleep40-21swapper/423:44:524
171332510,0sleep30-21swapper/323:10:233
710425025,9sleep00-21swapper/018:53:150
77262490,0sleep70-21swapper/700:13:387
256332490,1sleep6641ktimersoftd/623:52:396
689524825,9sleep60-21swapper/618:50:256
111822480,0sleep30-21swapper/321:57:353
698424635,8sleep20-21swapper/218:51:332
715124533,8sleep70-21swapper/718:53:557
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional