You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-18 - 05:24
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack3slot0.osadl.org (updated Tue Nov 18, 2025 00:43:27)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
506425026,8sleep70-21swapper/718:53:007
68172460,0sleep5551rcuc/523:32:465
43362460,0sleep30-21swapper/322:54:243
131792440,0sleep00-21swapper/023:16:470
46852430,0sleep6641ktimersoftd/621:49:566
205692430,0sleep40-21swapper/421:39:284
147832430,0sleep30-21swapper/322:47:033
58542410,0sleep3763-21runrttasks22:28:453
505324129,9sleep50-21swapper/518:52:505
496224125,12sleep00-21swapper/018:51:410
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional