You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-21 - 08:26
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack3slot0.osadl.org (updated Sun Dec 21, 2025 00:43:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
9642750,0sleep0317799cyclictest23:32:530
234402560,0sleep10-21swapper/122:46:091
49162520,1sleep54920-21grepconf.sh21:31:415
273962510,1sleep427394-21grep23:01:414
262082510,0sleep626207-21systemd-cgroups23:32:116
300625027,8sleep60-21swapper/619:09:056
74882480,2sleep5322399cyclictest21:46:545
303224823,9sleep50-21swapper/519:09:285
289424825,8sleep20-21swapper/219:07:332
136882470,0sleep10-21swapper/122:08:531
273724634,8sleep30-21swapper/319:05:343
119902450,0sleep10-21swapper/100:23:071
108392450,0sleep70-21swapper/719:20:027
153502440,0sleep20-21swapper/200:04:582
144824423,17sleep00-21swapper/019:04:590
281224330,9sleep70-21swapper/719:06:347
129292430,0sleep212926-21systemd-cgroups00:20:042
325582420,0sleep20-21swapper/223:17:332
303124229,9sleep40-21swapper/419:09:274
35992410,0sleep60-21swapper/623:26:586
269712410,0sleep40-21swapper/423:38:254
172742410,0sleep50-21swapper/522:30:195
53292400,0sleep30-21swapper/322:41:223
46622400,1sleep04658-21sshd23:48:380
302824028,9sleep10-21swapper/119:09:241
152712400,2sleep1318399cyclictest21:41:381
229502390,0sleep70-21swapper/722:12:517
154302390,0sleep10-21swapper/121:17:431
282812380,0sleep40-21swapper/423:41:304
144002380,0sleep20-21swapper/223:58:502
121792380,0sleep50-21swapper/523:58:375
33172370,0sleep70-21swapper/722:41:107
105702370,0sleep50-21swapper/519:20:005
326422360,0sleep60-21swapper/623:48:126
177872360,0sleep00-21swapper/021:47:530
173402360,2sleep1318399cyclictest23:16:041
323099217,1cyclictest65-21ksoftirqd/622:53:076
3230992115,3cyclictest65-21ksoftirqd/623:10:456
323099195,1cyclictest65-21ksoftirqd/621:39:276
323099194,3cyclictest65-21ksoftirqd/622:46:326
323099194,3cyclictest65-21ksoftirqd/600:18:316
323099192,3cyclictest65-21ksoftirqd/621:44:376
3230991915,1cyclictest65-21ksoftirqd/623:58:086
132822190,0sleep60-21swapper/623:40:046
323099184,1cyclictest65-21ksoftirqd/623:17:086
3230991814,3cyclictest65-21ksoftirqd/600:39:326
3230991813,1cyclictest65-21ksoftirqd/623:24:426
3230991811,4cyclictest65-21ksoftirqd/622:34:456
323099178,1cyclictest65-21ksoftirqd/621:23:486
323099172,1cyclictest65-21ksoftirqd/621:30:226
3230991715,1cyclictest65-21ksoftirqd/623:59:446
3230991710,4cyclictest121rcu_preempt22:55:276
3230991710,4cyclictest121rcu_preempt22:55:276
323099171,1cyclictest65-21ksoftirqd/600:10:006
3211991715,1cyclictest15902-21sshd22:12:104
323099165,1cyclictest65-21ksoftirqd/621:49:556
323099162,1cyclictest65-21ksoftirqd/623:53:286
3230991615,1cyclictest65-21ksoftirqd/622:14:196
3230991614,1cyclictest65-21ksoftirqd/622:27:506
3230991614,1cyclictest65-21ksoftirqd/622:21:576
3230991614,1cyclictest65-21ksoftirqd/622:09:236
3230991614,1cyclictest65-21ksoftirqd/600:26:366
3230991614,1cyclictest1-21systemd21:15:096
3230991612,3cyclictest65-21ksoftirqd/621:45:436
3230991611,3cyclictest65-21ksoftirqd/622:39:546
317799160,16cyclictest0-21swapper/000:13:240
323099155,2cyclictest65-21ksoftirqd/621:09:596
323099153,2cyclictest65-21ksoftirqd/622:02:386
3230991514,1cyclictest65-21ksoftirqd/600:09:316
3230991513,1cyclictest65-21ksoftirqd/623:00:106
3230991513,1cyclictest65-21ksoftirqd/622:32:496
3230991513,1cyclictest65-21ksoftirqd/621:24:586
3230991512,3cyclictest65-21ksoftirqd/600:30:016
3230991512,1cyclictest65-21ksoftirqd/623:34:476
3230991512,1cyclictest65-21ksoftirqd/622:16:366
323099150,2cyclictest121rcu_preempt00:20:216
3223991514,1cyclictest57-21ksoftirqd/500:30:385
3223991513,1cyclictest492-21systemd-journal23:53:535
3204991514,1cyclictest41-21ksoftirqd/321:17:313
3183991513,1cyclictest25-21ksoftirqd/122:58:031
3183991513,1cyclictest25-21ksoftirqd/122:58:031
3183991513,1cyclictest25-21ksoftirqd/100:17:201
172512150,0sleep50-21swapper/500:02:055
3230991412,1cyclictest65-21ksoftirqd/623:06:246
3230991412,1cyclictest65-21ksoftirqd/621:54:506
3223991411,2cyclictest1-21systemd22:18:165
321199140,14cyclictest27357-21kworker/4:122:50:054
321199140,14cyclictest0-21swapper/423:50:314
3196991412,1cyclictest33-21ksoftirqd/222:55:052
3196991412,1cyclictest33-21ksoftirqd/222:55:052
3183991412,1cyclictest25-21ksoftirqd/122:37:271
3183991412,1cyclictest25-21ksoftirqd/121:55:241
3183991412,1cyclictest25-21ksoftirqd/100:39:151
3183991410,1cyclictest25-21ksoftirqd/121:28:151
168942140,1sleep21-21systemd21:41:472
140722140,2sleep1318399cyclictest22:51:211
322399139,3cyclictest15489-21systemd21:20:385
3223991311,1cyclictest57-21ksoftirqd/523:43:225
3211991312,1cyclictest49-21ksoftirqd/400:12:384
3204991312,1cyclictest41-21ksoftirqd/321:30:163
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional