You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-03 - 17:12
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack3slot0.osadl.org (updated Mon Nov 03, 2025 12:43:28)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
16102760,1sleep3763-21runrttasks11:19:163
89792670,0sleep68807-21sshd09:49:336
313032570,1sleep72915099cyclictest12:20:317
20482530,0sleep20-21swapper/210:58:332
149332500,0sleep50-21swapper/511:25:195
312802470,1sleep3763-21runrttasks12:12:423
288142470,0sleep10-21swapper/111:35:241
154222460,0sleep015420-21sshd09:40:380
2884924524,4sleep20-21swapper/206:53:212
26872450,0sleep60-21swapper/611:27:526
251572440,0sleep724910-21latency_hist09:45:027
126732440,0sleep20-21swapper/209:25:182
2866824325,15sleep10-21swapper/106:50:481
250052430,0sleep60-21swapper/610:19:126
2881424230,8sleep30-21swapper/306:52:503
273482420,0sleep50-21swapper/511:05:335
20572420,0sleep50-21swapper/509:17:535
2874724128,9sleep40-21swapper/406:51:554
236582410,0sleep20-21swapper/208:58:362
2881624027,9sleep50-21swapper/506:52:525
2872024029,8sleep60-21swapper/606:51:336
285022400,0sleep30-21swapper/312:20:193
2648624027,9sleep70-21swapper/706:50:057
135232400,0sleep50-21swapper/509:12:005
2867623927,8sleep00-21swapper/006:50:550
255162390,0sleep70-21swapper/710:48:377
156402380,0sleep50-21swapper/509:37:475
84542370,0sleep40-21swapper/410:59:234
190212340,0sleep60-21swapper/612:11:016
2914899212,18cyclictest32377-21latency07:55:205
2914899212,18cyclictest32377-21latency07:55:205
2914899210,9cyclictest0-21swapper/508:01:075
2914599217,3cyclictest41-21ksoftirqd/310:02:553
2914599217,3cyclictest41-21ksoftirqd/310:02:553
29145992115,3cyclictest41-21ksoftirqd/309:58:353
2914899209,0cyclictest0-21swapper/511:13:175
2914899209,0cyclictest0-21swapper/511:13:175
2914599207,1cyclictest41-21ksoftirqd/310:18:213
299402190,0sleep6631rcuc/610:00:226
299402190,0sleep6631rcuc/610:00:226
2914899198,5cyclictest0-21swapper/511:41:435
2914899198,5cyclictest0-21swapper/511:30:535
2914899198,5cyclictest0-21swapper/510:41:015
2914899198,5cyclictest0-21swapper/510:18:315
2914899198,5cyclictest0-21swapper/508:24:215
2914899198,5cyclictest0-21swapper/508:10:515
2914899198,5cyclictest0-21swapper/507:31:475
2914899198,5cyclictest0-21swapper/507:09:555
2914899198,0cyclictest0-21swapper/508:53:255
2914899198,0cyclictest0-21swapper/508:40:135
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional