You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-26 - 18:08
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack3slot5s.osadl.org (updated Thu Feb 26, 2026 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
700621490sleep01549750irq/29-eth0_g0_12:33:470
1211030ksoftirqd/11549850irq/30-eth0_g0_12:29:401
176292880sleep11549750irq/29-eth0_g0_11:06:311
176292880sleep11549750irq/29-eth0_g0_11:06:311
252022670sleep11549850irq/30-eth0_g0_11:38:121
198422590sleep01549850irq/30-eth0_g0_11:13:420
34892560sleep01549750irq/29-eth0_g0_12:20:380
121560ksoftirqd/134642chrt07:55:440
121490ksoftirqd/11549850irq/30-eth0_g0_11:16:451
121470ksoftirqd/11549750irq/29-eth0_g0_11:45:450
121470ksoftirqd/11549750irq/29-eth0_g0_11:10:270
1549750460irq/29-eth0_g0_23361-21unixbench_multi07:03:290
121460ksoftirqd/11549850irq/30-eth0_g0_12:20:221
121460ksoftirqd/11549850irq/30-eth0_g0_11:43:221
121460ksoftirqd/11549850irq/30-eth0_g0_09:22:421
121460ksoftirqd/11549750irq/29-eth0_g0_12:08:371
1549850450irq/30-eth0_g0_23366-21unixbench_multi07:03:291
1549750450irq/29-eth0_g0_9056-21ntp_states08:18:250
1549750450irq/29-eth0_g0_5613-21unixbench_multi08:03:300
121450ksoftirqd/11549850irq/30-eth0_g0_09:58:431
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional