You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-05 - 00:35

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack3slot5s.osadl.org (updated Sun May 04, 2025 12:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
445621380sleep0121750irq/30-eth0_g0_09:58:420
121620ksoftirqd/1121650irq/29-eth0_g0_10:23:401
121650600irq/29-eth0_g0_2769399cyclictest08:49:540
121750560irq/30-eth0_g0_2769399cyclictest10:44:460
121650560irq/29-eth0_g0_2769399cyclictest11:26:100
121650560irq/29-eth0_g0_2769399cyclictest10:19:500
121650540irq/29-eth0_g0_2769399cyclictest10:04:530
289282530sleep1121650irq/29-eth0_g0_11:38:171
121650520irq/29-eth0_g0_2769399cyclictest12:31:300
121650520irq/29-eth0_g0_2769399cyclictest08:34:330
121520ksoftirqd/1121750irq/30-eth0_g0_10:30:321
121650510irq/29-eth0_g0_2769399cyclictest08:14:530
121510ksoftirqd/1121750irq/30-eth0_g0_10:53:121
29622500sleep0121650irq/29-eth0_g0_09:50:330
121650500irq/29-eth0_g0_2769399cyclictest10:34:540
121650500irq/29-eth0_g0_2769399cyclictest08:54:510
121650500irq/29-eth0_g0_2769399cyclictest07:44:570
79742490sleep1121650irq/29-eth0_g0_10:11:511
121650490irq/29-eth0_g0_2769399cyclictest10:41:270
121650490irq/29-eth0_g0_2769399cyclictest09:19:520
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional