You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-09 - 13:57
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack3slot5s.osadl.org (updated Mon Feb 09, 2026 12:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2114021380sleep01549850irq/30-eth0_g0_12:21:570
2673721160sleep11549750irq/29-eth0_g0_10:33:381
1211120ksoftirqd/11549850irq/30-eth0_g0_12:16:271
1327721060sleep11549850irq/30-eth0_g0_09:38:481
1211040ksoftirqd/11549850irq/30-eth0_g0_10:08:481
121800ksoftirqd/11549850irq/30-eth0_g0_11:04:120
75652790sleep11549750irq/29-eth0_g0_09:14:031
118232650sleep01549750irq/29-eth0_g0_09:31:090
149562640sleep11549750irq/29-eth0_g0_11:56:181
192392590sleep11549750irq/29-eth0_g0_10:01:541
100622560sleep01549750irq/29-eth0_g0_11:36:240
203692510sleep01549850irq/30-eth0_g0_10:05:470
217312490sleep01549750irq/29-eth0_g0_10:12:220
121480ksoftirqd/11549850irq/30-eth0_g0_11:22:011
121470ksoftirqd/11549850irq/30-eth0_g0_09:28:031
121470ksoftirqd/11549750irq/29-eth0_g0_09:59:070
1549850460irq/30-eth0_g0_121ksoftirqd/108:09:111
1549750460irq/29-eth0_g0_7892-21sed09:14:090
121460ksoftirqd/11549850irq/30-eth0_g0_10:54:470
121460ksoftirqd/11549850irq/30-eth0_g0_10:14:041
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional