You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-27 - 22:02
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack3slot5s.osadl.org (updated Fri Feb 27, 2026 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2572421630sleep11549750irq/29-eth0_g0_11:56:231
2572421630sleep11549750irq/29-eth0_g0_11:56:231
1892421560sleep11549750irq/29-eth0_g0_09:15:461
201252790sleep01549750irq/29-eth0_g0_09:20:290
237592770sleep11549850irq/30-eth0_g0_11:48:211
121570ksoftirqd/11549850irq/30-eth0_g0_11:13:451
121550ksoftirqd/11973799cyclictest09:28:071
121550ksoftirqd/11973799cyclictest09:28:071
1549850530irq/30-eth0_g0_899watchdog/009:56:380
121500ksoftirqd/11549850irq/30-eth0_g0_09:53:291
121490ksoftirqd/11549850irq/30-eth0_g0_12:12:551
120682480sleep11549850irq/30-eth0_g0_10:59:141
120682480sleep11549850irq/30-eth0_g0_10:59:141
121470ksoftirqd/11549850irq/30-eth0_g0_10:25:431
1549850460irq/30-eth0_g0_31200-21seq10:06:171
121450ksoftirqd/11549850irq/30-eth0_g0_11:47:331
121450ksoftirqd/11549850irq/30-eth0_g0_10:21:571
121450ksoftirqd/11549750irq/29-eth0_g0_08:17:361
1549750440irq/29-eth0_g0_31ksoftirqd/010:58:290
1549750440irq/29-eth0_g0_31ksoftirqd/010:58:290
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional