You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-23 - 07:38

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot5s.osadl.org (updated Tue Jun 23, 2026 00:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2988221070sleep0121650irq/29-eth0_g0_21:28:420
1211000ksoftirqd/1121750irq/30-eth0_g0_22:44:211
121980ksoftirqd/1121750irq/30-eth0_g0_23:04:401
121740ksoftirqd/1121750irq/30-eth0_g0_21:04:100
305402700sleep1121750irq/30-eth0_g0_19:18:481
26312680chrt121750irq/30-eth0_g0_21:49:001
121660ksoftirqd/12805999cyclictest22:40:181
317352580sleep1121750irq/30-eth0_g0_23:48:471
121520ksoftirqd/1121750irq/30-eth0_g0_00:14:331
92072510sleep1121650irq/29-eth0_g0_00:28:561
121490ksoftirqd/1121650irq/29-eth0_g0_22:05:491
310132480sleep0121650irq/29-eth0_g0_21:32:410
121650470irq/29-eth0_g0_26986-21df_abs19:03:590
121650470irq/29-eth0_g0_121ksoftirqd/121:09:550
121650460irq/29-eth0_g0_31ksoftirqd/020:14:060
121460ksoftirqd/1121750irq/30-eth0_g0_23:40:391
121460ksoftirqd/1121750irq/30-eth0_g0_23:16:141
121460ksoftirqd/1121650irq/29-eth0_g0_23:20:261
121460ksoftirqd/1121650irq/29-eth0_g0_19:22:061
121750450irq/30-eth0_g0_121ksoftirqd/121:57:201
121450ksoftirqd/1121750irq/30-eth0_g0_22:49:111
121450ksoftirqd/1121750irq/30-eth0_g0_22:26:210
121450ksoftirqd/1121650irq/29-eth0_g0_22:38:211
121450ksoftirqd/1121650irq/29-eth0_g0_21:38:041
121750440irq/30-eth0_g0_1219-21kworker/1:221:20:501
121440ksoftirqd/1121750irq/30-eth0_g0_00:27:241
121440ksoftirqd/1121750irq/30-eth0_g0_00:04:200
121440ksoftirqd/1121650irq/29-eth0_g0_20:49:021
121440ksoftirqd/1121650irq/29-eth0_g0_20:21:441
121750430irq/30-eth0_g0_1219-21kworker/1:223:29:351
121750430irq/30-eth0_g0_1219-21kworker/1:223:09:301
121750430irq/30-eth0_g0_1219-21kworker/1:221:11:051
121750430irq/30-eth0_g0_1219-21kworker/1:200:08:521
121430ksoftirqd/1121750irq/30-eth0_g0_19:33:481
121430ksoftirqd/1121650irq/29-eth0_g0_23:59:430
121430ksoftirqd/1121650irq/29-eth0_g0_22:13:471
2805999421cyclictest0-21swapper/121:04:051
121750420irq/30-eth0_g0_31ksoftirqd/022:06:030
121650420irq/29-eth0_g0_9898-21unixbench_singl00:29:090
121650420irq/29-eth0_g0_23505-21/usr/sbin/munin23:14:020
121650420irq/29-eth0_g0_121ksoftirqd/123:47:310
121420ksoftirqd/1121750irq/30-eth0_g0_22:54:071
121420ksoftirqd/1121750irq/30-eth0_g0_21:15:441
121650410irq/29-eth0_g0_13-21kworker/0:123:25:380
121650410irq/29-eth0_g0_13-21kworker/0:122:20:560
121650410irq/29-eth0_g0_13-21kworker/0:121:50:460
121650410irq/29-eth0_g0_13-21kworker/0:100:38:400
121650410irq/29-eth0_g0_13-21kworker/0:100:19:020
121410ksoftirqd/1121750irq/30-eth0_g0_21:45:270
121410ksoftirqd/1121650irq/29-eth0_g0_23:34:501
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional