You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-23 - 01:57

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot5s.osadl.org (updated Sun Aug 23, 2026 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
809421380sleep1121650irq/29-eth0_g0_00:17:011
1852321190sleep0121750irq/30-eth0_g0_22:47:380
121910ksoftirqd/1121650irq/29-eth0_g0_21:12:280
23212870chrt121650irq/29-eth0_g0_23:56:061
140382750sleep0121750irq/30-eth0_g0_22:31:300
121720ksoftirqd/1121750irq/30-eth0_g0_23:56:301
121720ksoftirqd/1121750irq/30-eth0_g0_23:56:301
152802680sleep0121750irq/30-eth0_g0_20:21:420
282552640sleep0121750irq/30-eth0_g0_23:26:560
162312610sleep1121750irq/30-eth0_g0_22:39:251
28572600sleep1121750irq/30-eth0_g0_21:45:221
76912540sleep1121750irq/30-eth0_g0_22:04:411
322602530sleep0121750irq/30-eth0_g0_21:31:410
295402500chrt121750irq/30-eth0_g0_21:21:321
256742480sleep0121750irq/30-eth0_g0_23:16:420
121650470irq/29-eth0_g0_13-21kworker/0:100:31:340
121470ksoftirqd/1121650irq/29-eth0_g0_19:09:031
121460ksoftirqd/128093-21grep19:01:411
121460ksoftirqd/1121750irq/30-eth0_g0_21:28:531
121460ksoftirqd/1121750irq/30-eth0_g0_21:28:531
121460ksoftirqd/1121650irq/29-eth0_g0_19:18:301
121450ksoftirqd/1121750irq/30-eth0_g0_21:40:431
121450ksoftirqd/1121650irq/29-eth0_g0_21:36:460
121650440irq/29-eth0_g0_121ksoftirqd/120:11:390
121440ksoftirqd/1121650irq/29-eth0_g0_23:08:341
121750430irq/30-eth0_g0_1219-21kworker/1:222:51:511
121650430irq/29-eth0_g0_28149-21unixbench_singl19:01:410
121430ksoftirqd/1121750irq/30-eth0_g0_23:38:460
121430ksoftirqd/1121750irq/30-eth0_g0_21:33:191
121750420irq/30-eth0_g0_1219-21kworker/1:222:11:401
121750420irq/30-eth0_g0_1219-21kworker/1:200:33:381
121750420irq/30-eth0_g0_121ksoftirqd/100:21:371
121420ksoftirqd/1121750irq/30-eth0_g0_00:12:470
121420ksoftirqd/1121650irq/29-eth0_g0_21:11:361
121750410irq/30-eth0_g0_121ksoftirqd/123:48:301
121650410irq/29-eth0_g0_194842sleep022:51:410
121650410irq/29-eth0_g0_13-21kworker/0:123:57:200
121650410irq/29-eth0_g0_13-21kworker/0:123:57:200
121650410irq/29-eth0_g0_13-21kworker/0:121:06:370
121650410irq/29-eth0_g0_121ksoftirqd/122:06:040
121410ksoftirqd/1121650irq/29-eth0_g0_23:26:381
2859899401cyclictest12762-21cat22:26:211
249092400sleep1121750irq/30-eth0_g0_23:15:501
249092400sleep1121750irq/30-eth0_g0_23:15:501
249082400sleep0121650irq/29-eth0_g0_23:15:490
249082400sleep0121650irq/29-eth0_g0_23:15:490
121750400irq/30-eth0_g0_1219-21kworker/1:222:28:341
121750400irq/30-eth0_g0_121ksoftirqd/122:00:521
121650400irq/29-eth0_g0_93492sleep000:22:230
121650400irq/29-eth0_g0_5545-21df_abs21:56:310
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional