You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-13 - 08:56

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot5s.osadl.org (updated Fri Mar 13, 2026 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
121860ksoftirqd/1121650irq/29-eth0_g0_20:35:110
121740ksoftirqd/1121750irq/30-eth0_g0_00:01:401
183552690sleep1121750irq/30-eth0_g0_00:28:571
121690ksoftirqd/1121750irq/30-eth0_g0_00:16:561
284502640sleep0121650irq/29-eth0_g0_22:55:320
278452600sleep1121750irq/30-eth0_g0_22:55:051
121600ksoftirqd/1121750irq/30-eth0_g0_22:34:400
121520ksoftirqd/1121750irq/30-eth0_g0_23:42:361
311342510sleep1121650irq/29-eth0_g0_20:55:121
121500ksoftirqd/1121750irq/30-eth0_g0_21:48:551
103702500sleep0121650irq/29-eth0_g0_21:43:420
121490ksoftirqd/1121750irq/30-eth0_g0_00:09:141
121490ksoftirqd/1121650irq/29-eth0_g0_23:25:141
121480ksoftirqd/1121750irq/30-eth0_g0_23:19:351
121480ksoftirqd/1121750irq/30-eth0_g0_23:19:351
121480ksoftirqd/1121750irq/30-eth0_g0_23:13:091
121480ksoftirqd/1121750irq/30-eth0_g0_23:13:091
121480ksoftirqd/1121750irq/30-eth0_g0_19:59:230
121470ksoftirqd/1121750irq/30-eth0_g0_21:12:581
121460ksoftirqd/1121750irq/30-eth0_g0_00:38:071
121450ksoftirqd/1121750irq/30-eth0_g0_22:24:031
121650440irq/29-eth0_g0_4375-21fgrep19:05:120
121650440irq/29-eth0_g0_31ksoftirqd/000:05:100
121440ksoftirqd/1121750irq/30-eth0_g0_23:47:161
121440ksoftirqd/1121650irq/29-eth0_g0_23:55:071
121440ksoftirqd/1121650irq/29-eth0_g0_23:39:211
498499436cyclictest5072-21unixbench_multi21:20:151
272432430sleep1121650irq/29-eth0_g0_22:50:451
121750430irq/30-eth0_g0_470-21kworker/1:122:02:201
121750430irq/30-eth0_g0_470-21kworker/1:122:02:201
121430ksoftirqd/1121750irq/30-eth0_g0_21:21:400
121430ksoftirqd/1121650irq/29-eth0_g0_21:50:461
121750420irq/30-eth0_g0_470-21kworker/1:123:07:301
121750420irq/30-eth0_g0_470-21kworker/1:121:36:461
121750420irq/30-eth0_g0_121ksoftirqd/123:50:371
121750420irq/30-eth0_g0_121ksoftirqd/123:50:371
121650420irq/29-eth0_g0_31ksoftirqd/021:35:130
121420ksoftirqd/1121650irq/29-eth0_g0_00:20:491
121750410irq/30-eth0_g0_470-21kworker/1:122:05:371
121650410irq/29-eth0_g0_31ksoftirqd/023:02:340
121650410irq/29-eth0_g0_13-21kworker/0:123:35:040
121650410irq/29-eth0_g0_13-21kworker/0:123:26:530
121650410irq/29-eth0_g0_0-21swapper/020:05:120
121410ksoftirqd/1121750irq/30-eth0_g0_22:19:070
498499401cyclictest27028-21grep20:39:531
121750400irq/30-eth0_g0_470-21kworker/1:122:17:301
121750400irq/30-eth0_g0_0-21swapper/122:29:011
121650400irq/29-eth0_g0_8742-21/usr/sbin/munin23:50:080
121650400irq/29-eth0_g0_8742-21/usr/sbin/munin23:50:080
121650400irq/29-eth0_g0_31ksoftirqd/022:45:120
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional