You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-27 - 05:11

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot5s.osadl.org (updated Thu Nov 27, 2025 00:43:31)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2303221490sleep1121750irq/29-eth0_g0_21:13:081
1211010ksoftirqd/1121850irq/30-eth0_g0_23:21:531
1211010ksoftirqd/1121850irq/30-eth0_g0_22:19:211
1211010ksoftirqd/1121850irq/30-eth0_g0_21:05:111
1211010ksoftirqd/1121850irq/30-eth0_g0_21:05:111
121990ksoftirqd/1121850irq/30-eth0_g0_00:06:181
121960ksoftirqd/1121850irq/30-eth0_g0_20:59:101
121960ksoftirqd/1121850irq/30-eth0_g0_20:22:311
121960ksoftirqd/1121850irq/30-eth0_g0_19:38:481
121960ksoftirqd/1121850irq/30-eth0_g0_19:38:481
121920ksoftirqd/1121850irq/30-eth0_g0_23:51:251
121920ksoftirqd/1121750irq/29-eth0_g0_00:18:240
121880ksoftirqd/1121850irq/30-eth0_g0_00:16:051
121880ksoftirqd/1121750irq/29-eth0_g0_23:41:530
121850ksoftirqd/1121850irq/30-eth0_g0_00:04:001
86232830sleep1121850irq/30-eth0_g0_19:15:191
86232830sleep1121850irq/30-eth0_g0_19:15:191
286552820sleep1121850irq/30-eth0_g0_20:05:111
121820ksoftirqd/1186802sleep021:02:120
50192800sleep1121850irq/30-eth0_g0_00:25:211
253452800sleep1121850irq/30-eth0_g0_23:55:211
121790ksoftirqd/1121850irq/30-eth0_g0_19:53:500
212352760sleep1121850irq/30-eth0_g0_19:45:331
108852760sleep1121850irq/30-eth0_g0_20:43:561
65172750sleep1121850irq/30-eth0_g0_21:50:531
65172750sleep1121850irq/30-eth0_g0_21:50:531
121730ksoftirqd/1238432sleep022:34:190
23782720sleep1121850irq/30-eth0_g0_21:40:511
51492690sleep0121850irq/30-eth0_g0_20:27:510
234942680sleep1121750irq/29-eth0_g0_22:32:561
133582680sleep1121850irq/30-eth0_g0_22:08:311
121680ksoftirqd/1121850irq/30-eth0_g0_21:30:200
121670ksoftirqd/1121850irq/30-eth0_g0_22:10:560
246252660sleep1121850irq/30-eth0_g0_21:16:191
121650ksoftirqd/1121042sleep022:05:160
106342650sleep0121850irq/30-eth0_g0_19:20:220
272762640sleep1121850irq/30-eth0_g0_20:00:241
121640ksoftirqd/181022sleep021:55:170
121640ksoftirqd/1121850irq/30-eth0_g0_23:35:220
121610ksoftirqd/1238282sleep023:52:150
121610ksoftirqd/1214932sleep023:46:090
121590ksoftirqd/153322sleep023:07:200
32142580sleep0121850irq/30-eth0_g0_23:02:060
35232560sleep1121850irq/30-eth0_g0_00:21:171
121540ksoftirqd/1121850irq/30-eth0_g0_19:42:451
18582530sleep1121850irq/30-eth0_g0_22:59:591
121530ksoftirqd/1121850irq/30-eth0_g0_22:27:051
121520ksoftirqd/1121750irq/29-eth0_g0_00:01:130
121500ksoftirqd/1121850irq/30-eth0_g0_21:35:261
121500ksoftirqd/1121850irq/30-eth0_g0_19:44:360
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional