You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-02 - 12:42

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot5s.osadl.org (updated Fri May 02, 2025 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
849121430sleep1121750irq/30-eth0_g0_19:15:011
1144421210sleep0121650irq/29-eth0_g0_23:54:320
1211040ksoftirqd/1121750irq/30-eth0_g0_22:37:141
205312970sleep0121750irq/30-eth0_g0_00:29:580
121790ksoftirqd/1121750irq/30-eth0_g0_22:09:381
121760ksoftirqd/1121750irq/30-eth0_g0_23:09:241
105732580sleep1121650irq/29-eth0_g0_21:36:331
121570ksoftirqd/1235602chrt20:18:180
112162510sleep1121650irq/29-eth0_g0_23:51:511
121490ksoftirqd/1121750irq/30-eth0_g0_00:38:431
121480ksoftirqd/1121750irq/30-eth0_g0_00:01:281
121470ksoftirqd/1121750irq/30-eth0_g0_23:48:171
121470ksoftirqd/1121750irq/30-eth0_g0_00:06:261
121650460irq/29-eth0_g0_31ksoftirqd/023:39:550
121460ksoftirqd/1121750irq/30-eth0_g0_22:11:061
121460ksoftirqd/1121750irq/30-eth0_g0_21:57:341
121750450irq/30-eth0_g0_31ksoftirqd/021:10:010
121750450irq/30-eth0_g0_31ksoftirqd/021:10:010
121750450irq/30-eth0_g0_1219-21kworker/1:223:30:581
121450ksoftirqd/1121750irq/30-eth0_g0_23:39:011
121450ksoftirqd/1121750irq/30-eth0_g0_22:43:581
121450ksoftirqd/1121750irq/30-eth0_g0_00:31:321
121450ksoftirqd/1121750irq/30-eth0_g0_00:20:490
121450ksoftirqd/1121650irq/29-eth0_g0_20:25:101
6547994430cyclictest1115-21/usr/sbin/munin20:59:551
121750440irq/30-eth0_g0_1219-21kworker/1:221:17:171
121440ksoftirqd/1121750irq/30-eth0_g0_21:31:531
121440ksoftirqd/1121750irq/30-eth0_g0_21:31:531
121440ksoftirqd/1121650irq/29-eth0_g0_00:11:050
121750430irq/30-eth0_g0_14014-21unixbench_multi21:50:021
121650430irq/29-eth0_g0_6093-21grep19:05:000
121650430irq/29-eth0_g0_18885-21/usr/sbin/munin00:25:000
121430ksoftirqd/1121750irq/30-eth0_g0_21:46:251
121430ksoftirqd/1121650irq/29-eth0_g0_22:05:190
121420ksoftirqd/1121650irq/29-eth0_g0_22:34:321
121420ksoftirqd/1121650irq/29-eth0_g0_21:41:550
187562410sleep1121750irq/30-eth0_g0_00:24:161
121650410irq/29-eth0_g0_0-21swapper/023:25:000
654799408cyclictest121750irq/30-eth0_g0_21:40:561
654799401cyclictest16401-21grep00:14:391
121750400irq/30-eth0_g0_1219-21kworker/1:221:27:431
121750400irq/30-eth0_g0_121ksoftirqd/122:55:361
121650400irq/29-eth0_g0_1893-21runrttasks22:13:290
121650400irq/29-eth0_g0_1893-21runrttasks21:20:590
121650400irq/29-eth0_g0_1893-21runrttasks21:20:590
121650400irq/29-eth0_g0_13-21kworker/0:121:54:310
121650400irq/29-eth0_g0_13-21kworker/0:121:24:470
121650400irq/29-eth0_g0_13-21kworker/0:100:00:490
121650400irq/29-eth0_g0_0-21swapper/021:29:580
121650400irq/29-eth0_g0_0-21swapper/021:29:580
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional