You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-23 - 04:14

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot5s.osadl.org (updated Wed Sep 23, 2026 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1211000ksoftirqd/1121750irq/30-eth0_g0_19:20:181
224972980sleep1121750irq/30-eth0_g0_22:06:321
121920ksoftirqd/1121750irq/30-eth0_g0_23:26:291
259012860sleep1121750irq/30-eth0_g0_00:34:161
121800ksoftirqd/1121750irq/30-eth0_g0_00:06:150
192862780sleep0121750irq/30-eth0_g0_21:55:210
177202670sleep1121750irq/30-eth0_g0_00:00:211
86762640sleep0121750irq/30-eth0_g0_23:23:410
114612580sleep1121750irq/30-eth0_g0_21:21:291
121550ksoftirqd/1121750irq/30-eth0_g0_21:56:181
154942540sleep1121750irq/30-eth0_g0_19:25:281
121520ksoftirqd/1121750irq/30-eth0_g0_23:18:501
220492500sleep0121750irq/30-eth0_g0_00:17:160
121490ksoftirqd/1121750irq/30-eth0_g0_21:30:081
121490ksoftirqd/1121650irq/29-eth0_g0_22:38:521
243552480sleep0121650irq/29-eth0_g0_00:25:340
121460ksoftirqd/1121750irq/30-eth0_g0_22:28:341
121750450irq/30-eth0_g0_1219-21kworker/1:200:18:061
121650450irq/29-eth0_g0_121ksoftirqd/121:35:261
121750440irq/30-eth0_g0_31ksoftirqd/023:10:210
121750440irq/30-eth0_g0_2502-21proc_pri20:45:281
121650440irq/29-eth0_g0_13-21kworker/0:121:27:100
121440ksoftirqd/1121750irq/30-eth0_g0_23:15:320
121440ksoftirqd/1121750irq/30-eth0_g0_22:35:270
121440ksoftirqd/1121650irq/29-eth0_g0_21:34:370
121440ksoftirqd/1121650irq/29-eth0_g0_21:11:111
121750430irq/30-eth0_g0_9817-21munin-run19:05:071
121750430irq/30-eth0_g0_214682sleep122:03:461
121750430irq/30-eth0_g0_1219-21kworker/1:223:39:101
121750430irq/30-eth0_g0_1219-21kworker/1:222:13:541
121750430irq/30-eth0_g0_1219-21kworker/1:222:13:541
121750430irq/30-eth0_g0_121ksoftirqd/100:10:051
121650430irq/29-eth0_g0_8943-21latency19:00:220
121650420irq/29-eth0_g0_31ksoftirqd/023:30:290
121650420irq/29-eth0_g0_18424-21runrttasks19:40:080
121650420irq/29-eth0_g0_13-21kworker/0:122:03:460
121650420irq/29-eth0_g0_121ksoftirqd/123:26:130
121420ksoftirqd/1121650irq/29-eth0_g0_23:45:371
121420ksoftirqd/1121650irq/29-eth0_g0_23:45:371
982299411cyclictest3972-21unixbench_singl20:50:281
121750410irq/30-eth0_g0_1219-21kworker/1:222:57:271
121750410irq/30-eth0_g0_121ksoftirqd/123:09:131
121750410irq/30-eth0_g0_0-21swapper/121:50:071
121650410irq/29-eth0_g0_31ksoftirqd/023:47:110
121650410irq/29-eth0_g0_31ksoftirqd/023:47:110
121650410irq/29-eth0_g0_31ksoftirqd/021:20:280
121650410irq/29-eth0_g0_31ksoftirqd/000:10:580
121650410irq/29-eth0_g0_28500-21unixbench_singl22:30:290
121650410irq/29-eth0_g0_13-21kworker/0:122:40:290
121650410irq/29-eth0_g0_13-21kworker/0:122:22:290
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional