You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-29 - 19:27

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot5s.osadl.org (updated Wed Jul 29, 2026 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1601721400sleep1121650irq/29-eth0_g0_11:35:241
1211070ksoftirqd/1121750irq/30-eth0_g0_08:14:271
729721040sleep0121650irq/29-eth0_g0_10:58:350
729721040sleep0121650irq/29-eth0_g0_10:58:350
121950ksoftirqd/1121750irq/30-eth0_g0_09:09:001
239532750sleep1121750irq/30-eth0_g0_09:55:241
94652740sleep0121750irq/30-eth0_g0_11:07:400
121720ksoftirqd/1121650irq/29-eth0_g0_12:17:401
121720ksoftirqd/1121650irq/29-eth0_g0_12:17:401
121590ksoftirqd/1155592sleep009:22:190
121580ksoftirqd/1121750irq/30-eth0_g0_09:32:351
121750570irq/30-eth0_g0_1219-21kworker/1:210:10:551
121570ksoftirqd/1121750irq/30-eth0_g0_12:02:560
249742520sleep1121750irq/30-eth0_g0_09:58:021
203152510sleep0121750irq/30-eth0_g0_09:40:440
121510ksoftirqd/1121650irq/29-eth0_g0_12:36:430
121500ksoftirqd/1121750irq/30-eth0_g0_09:39:141
288962490sleep1121750irq/30-eth0_g0_10:15:551
121490ksoftirqd/1121750irq/30-eth0_g0_11:27:390
121650470irq/29-eth0_g0_27821-21sendmail_mailqu12:22:400
121650470irq/29-eth0_g0_1964-21runrttasks09:46:590
121750460irq/30-eth0_g0_121ksoftirqd/112:14:221
121750460irq/30-eth0_g0_0-21swapper/111:52:211
121650460irq/29-eth0_g0_31ksoftirqd/008:57:400
121460ksoftirqd/1121750irq/30-eth0_g0_10:34:361
121460ksoftirqd/1121750irq/30-eth0_g0_10:34:361
121450ksoftirqd/1121750irq/30-eth0_g0_11:41:181
121450ksoftirqd/1121650irq/29-eth0_g0_09:48:390
121450ksoftirqd/1121650irq/29-eth0_g0_07:02:311
121750440irq/30-eth0_g0_21771-21/usr/sbin/munin09:47:391
121750440irq/30-eth0_g0_1219-21kworker/1:211:58:481
121440ksoftirqd/1121750irq/30-eth0_g0_11:42:160
50422430sleep1121750irq/30-eth0_g0_10:50:531
121750430irq/30-eth0_g0_1219-21kworker/1:212:09:251
121650430irq/29-eth0_g0_14527-21unixbench_singl07:02:410
121430ksoftirqd/1121650irq/29-eth0_g0_09:54:350
121750420irq/30-eth0_g0_1219-21kworker/1:209:23:551
121650420irq/29-eth0_g0_13-21kworker/0:111:55:310
121420ksoftirqd/1121650irq/29-eth0_g0_11:05:561
98252410sleep1121750irq/30-eth0_g0_11:09:311
314392410sleep1121650irq/29-eth0_g0_10:27:011
121750410irq/30-eth0_g0_1219-21kworker/1:212:02:331
121750410irq/30-eth0_g0_1219-21kworker/1:211:52:191
121650410irq/29-eth0_g0_1964-21runrttasks08:09:370
121650410irq/29-eth0_g0_13-21kworker/0:110:09:180
121650410irq/29-eth0_g0_121ksoftirqd/110:42:351
121410ksoftirqd/1121650irq/29-eth0_g0_10:43:490
121750400irq/30-eth0_g0_1219-21kworker/1:210:57:341
121750400irq/30-eth0_g0_1219-21kworker/1:210:57:341
121650400irq/29-eth0_g0_31ksoftirqd/012:22:050
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional