You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-08 - 22:17

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot5s.osadl.org (updated Sat Nov 08, 2025 12:43:31)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
743021410sleep1121550irq/29-eth0_g0_09:12:541
1967521180sleep1121550irq/29-eth0_g0_10:02:341
2131521130chrt121550irq/29-eth0_g0_12:21:010
180212820sleep0121550irq/29-eth0_g0_12:09:380
270612760sleep0121550irq/29-eth0_g0_10:32:510
270612760sleep0121550irq/29-eth0_g0_10:32:510
237682720sleep1121650irq/30-eth0_g0_12:31:011
153302590sleep0121650irq/30-eth0_g0_09:44:510
75292540sleep0121550irq/29-eth0_g0_09:14:020
221922510sleep1121550irq/29-eth0_g0_10:13:181
152272460sleep1121650irq/30-eth0_g0_11:56:351
121650450irq/30-eth0_g0_121ksoftirqd/109:24:581
121650440irq/30-eth0_g0_470-21kworker/1:109:29:461
121650440irq/30-eth0_g0_470-21kworker/1:109:29:461
121650440irq/30-eth0_g0_121ksoftirqd/110:04:571
121650430irq/30-eth0_g0_470-21kworker/1:109:56:101
9324994230cyclictest22933-21find10:14:561
121650420irq/30-eth0_g0_470-21kworker/1:111:14:591
121650420irq/30-eth0_g0_172972sleep109:53:271
121650420irq/30-eth0_g0_121ksoftirqd/112:34:491
121650420irq/30-eth0_g0_121ksoftirqd/112:14:561
121650420irq/30-eth0_g0_121ksoftirqd/110:59:121
121550420irq/29-eth0_g0_8856-21unixbench_singl07:04:560
121550420irq/29-eth0_g0_8856-21unixbench_singl07:04:560
121650410irq/30-eth0_g0_470-21kworker/1:109:48:481
121650410irq/30-eth0_g0_121ksoftirqd/110:45:291
121550410irq/29-eth0_g0_11278-21unixbench_multi07:14:591
94402400sleep1121550irq/29-eth0_g0_11:34:431
121650400irq/30-eth0_g0_470-21kworker/1:111:43:421
121650400irq/30-eth0_g0_470-21kworker/1:111:13:281
121650400irq/30-eth0_g0_470-21kworker/1:111:13:281
121650400irq/30-eth0_g0_470-21kworker/1:110:52:341
121650400irq/30-eth0_g0_470-21kworker/1:110:41:091
121650400irq/30-eth0_g0_470-21kworker/1:110:32:081
121650400irq/30-eth0_g0_470-21kworker/1:110:32:081
121650400irq/30-eth0_g0_470-21kworker/1:110:23:001
121650400irq/30-eth0_g0_470-21kworker/1:109:19:421
121650400irq/30-eth0_g0_121ksoftirqd/112:01:481
121650400irq/30-eth0_g0_121ksoftirqd/111:24:531
121650400irq/30-eth0_g0_121ksoftirqd/107:59:511
121550400irq/29-eth0_g0_27250-21tail08:19:570
121550400irq/29-eth0_g0_121ksoftirqd/108:39:491
121550400irq/29-eth0_g0_121ksoftirqd/108:39:491
121650390irq/30-eth0_g0_470-21kworker/1:111:53:421
121650390irq/30-eth0_g0_470-21kworker/1:111:05:271
121650390irq/30-eth0_g0_470-21kworker/1:110:25:401
121650390irq/30-eth0_g0_24846-21head08:10:001
121650390irq/30-eth0_g0_17448-21grep07:39:571
9324993825cyclictest28509-21grep08:24:591
9324993825cyclictest21014-21grep12:19:551
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional