You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-28 - 04:37

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot5s.osadl.org (updated Fri Nov 28, 2025 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
551121600sleep0121750irq/29-eth0_g0_22:27:450
551121600sleep0121750irq/29-eth0_g0_22:27:450
418321390sleep1121750irq/29-eth0_g0_23:43:571
1571221060sleep1121750irq/29-eth0_g0_22:52:321
1211040ksoftirqd/1121850irq/30-eth0_g0_19:05:210
1211000ksoftirqd/1121850irq/30-eth0_g0_20:45:331
27922980sleep1121850irq/30-eth0_g0_21:01:411
92042960sleep0121850irq/30-eth0_g0_21:17:430
121960ksoftirqd/1121850irq/30-eth0_g0_20:54:521
121950ksoftirqd/1121750irq/29-eth0_g0_21:22:080
244922940sleep1121750irq/29-eth0_g0_00:33:061
121920ksoftirqd/1121850irq/30-eth0_g0_21:50:331
121890ksoftirqd/1121850irq/30-eth0_g0_00:20:311
121890ksoftirqd/1121750irq/29-eth0_g0_21:50:180
91772880sleep1121850irq/30-eth0_g0_21:17:371
121880ksoftirqd/1121750irq/29-eth0_g0_00:36:440
121880ksoftirqd/1121750irq/29-eth0_g0_00:36:440
121870ksoftirqd/1121850irq/30-eth0_g0_19:49:441
19452800sleep1121750irq/29-eth0_g0_22:19:571
12072800sleep1121850irq/30-eth0_g0_23:35:231
320392780sleep0121850irq/30-eth0_g0_22:13:500
291992780chrt121850irq/30-eth0_g0_22:05:431
47442750sleep0121850irq/30-eth0_g0_19:47:530
121750ksoftirqd/1121850irq/30-eth0_g0_19:51:120
242582740sleep1121850irq/30-eth0_g0_19:15:321
158482740sleep1121850irq/30-eth0_g0_00:11:211
50342730sleep1121750irq/29-eth0_g0_21:07:281
215482730sleep1121850irq/30-eth0_g0_20:29:271
215482730sleep1121850irq/30-eth0_g0_20:29:271
121720ksoftirqd/1121850irq/30-eth0_g0_20:49:480
194232710sleep0121850irq/30-eth0_g0_23:00:580
158992710sleep0121850irq/30-eth0_g0_00:11:340
172562700sleep1121750irq/29-eth0_g0_21:37:091
131362700sleep0121750irq/29-eth0_g0_22:45:270
176742660sleep0121750irq/29-eth0_g0_00:15:300
26382650sleep1121850irq/30-eth0_g0_19:42:401
68422640sleep1121750irq/29-eth0_g0_21:11:281
60692640sleep0121850irq/30-eth0_g0_23:48:170
121640ksoftirqd/1181872chrt22:59:120
109932630sleep1121850irq/30-eth0_g0_20:03:181
90052620sleep1121850irq/30-eth0_g0_19:58:321
113202620sleep1121850irq/30-eth0_g0_22:41:231
121600ksoftirqd/1153372sleep021:32:410
279902570sleep1121750irq/29-eth0_g0_23:22:221
169562560chrt121750irq/29-eth0_g0_00:15:121
121560ksoftirqd/1121850irq/30-eth0_g0_21:47:510
31742550sleep0121850irq/30-eth0_g0_22:21:360
126942550sleep1121850irq/30-eth0_g0_21:25:241
121550ksoftirqd/14182sleep020:55:350
121750540irq/29-eth0_g0_12473-21processes21:25:210
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional