You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-20 - 16:42

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot5s.osadl.org (updated Mon Jul 20, 2026 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
475721490sleep0121650irq/29-eth0_g0_09:46:400
1211120ksoftirqd/1121750irq/30-eth0_g0_07:47:591
1211070ksoftirqd/1121650irq/29-eth0_g0_10:28:021
121730ksoftirqd/1121750irq/30-eth0_g0_11:41:551
121690ksoftirqd/1121750irq/30-eth0_g0_11:45:491
121690ksoftirqd/1121750irq/30-eth0_g0_11:45:491
121650ksoftirqd/1121650irq/29-eth0_g0_11:59:071
240522590sleep1121750irq/30-eth0_g0_11:03:151
181362570chrt121750irq/30-eth0_g0_08:27:580
121530ksoftirqd/1121750irq/30-eth0_g0_09:58:391
121750520irq/30-eth0_g0_3042499cyclictest11:33:180
121520ksoftirqd/1121650irq/29-eth0_g0_11:30:220
121510ksoftirqd/1121750irq/30-eth0_g0_11:51:441
121510ksoftirqd/1121750irq/30-eth0_g0_11:51:441
121510ksoftirqd/1121750irq/30-eth0_g0_11:11:531
121750500irq/30-eth0_g0_3042499cyclictest12:22:570
121750500irq/30-eth0_g0_3042499cyclictest12:12:110
121750500irq/30-eth0_g0_3042499cyclictest11:22:200
121650500irq/29-eth0_g0_3042499cyclictest11:22:560
121500ksoftirqd/1121750irq/30-eth0_g0_10:26:411
121500ksoftirqd/1121750irq/30-eth0_g0_09:14:351
121500ksoftirqd/1121650irq/29-eth0_g0_11:10:360
30424994921cyclictest13-21kworker/0:111:14:390
3042499492cyclictest24517-21unixbench_multi08:53:040
121650490irq/29-eth0_g0_3042499cyclictest10:41:080
121490ksoftirqd/1121750irq/30-eth0_g0_09:05:311
121490ksoftirqd/1121650irq/29-eth0_g0_09:30:211
3042499482cyclictest23103-21proc_pri08:47:590
121750480irq/30-eth0_g0_3042499cyclictest10:59:110
121650480irq/29-eth0_g0_3042499cyclictest12:18:010
121650480irq/29-eth0_g0_3042499cyclictest12:18:010
121480ksoftirqd/13042499cyclictest10:08:010
121480ksoftirqd/1121750irq/30-eth0_g0_09:37:531
3042499471cyclictest1350kworker/0:109:54:020
121650470irq/29-eth0_g0_3042499cyclictest09:04:530
121470ksoftirqd/13042499cyclictest11:52:550
121470ksoftirqd/13042499cyclictest07:56:360
121470ksoftirqd/1121750irq/30-eth0_g0_12:37:071
121470ksoftirqd/1121750irq/30-eth0_g0_11:24:561
121470ksoftirqd/1121750irq/30-eth0_g0_09:46:491
121470ksoftirqd/1121750irq/30-eth0_g0_09:27:221
121750460irq/30-eth0_g0_3042499cyclictest11:46:170
121750460irq/30-eth0_g0_3042499cyclictest11:46:170
121750460irq/30-eth0_g0_3042499cyclictest11:02:550
121650460irq/29-eth0_g0_3042499cyclictest12:31:230
121650460irq/29-eth0_g0_3042499cyclictest10:37:000
121650460irq/29-eth0_g0_3042499cyclictest10:16:070
121650460irq/29-eth0_g0_3042499cyclictest09:15:250
121460ksoftirqd/13042499cyclictest07:32:530
121460ksoftirqd/1121750irq/30-eth0_g0_11:53:451
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional