You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-06 - 05:29
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot5s.osadl.org (updated Fri Feb 06, 2026 00:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1211150ksoftirqd/11549850irq/30-eth0_g0_22:06:191
1211050ksoftirqd/11549850irq/30-eth0_g0_22:42:580
75462920sleep01549750irq/29-eth0_g0_21:08:550
121820ksoftirqd/11549850irq/30-eth0_g0_20:09:130
121810ksoftirqd/11549850irq/30-eth0_g0_23:19:090
121650ksoftirqd/1117450irq/72-mmc023:45:031
121640ksoftirqd/11549850irq/30-eth0_g0_23:48:300
121600ksoftirqd/11549850irq/30-eth0_g0_21:53:080
121600ksoftirqd/1117450irq/72-mmc023:54:231
121590ksoftirqd/11549850irq/30-eth0_g0_21:29:191
157572570sleep01549850irq/30-eth0_g0_23:55:240
121570ksoftirqd/11549850irq/30-eth0_g0_21:36:330
121560ksoftirqd/11549850irq/30-eth0_g0_23:04:061
121550ksoftirqd/11549850irq/30-eth0_g0_23:41:170
121550ksoftirqd/11549850irq/30-eth0_g0_00:34:180
1549750530irq/29-eth0_g0_26692-21grep22:24:190
121530ksoftirqd/11549850irq/30-eth0_g0_00:03:290
121520ksoftirqd/11549750irq/29-eth0_g0_21:55:290
121510ksoftirqd/11549850irq/30-eth0_g0_21:17:111
121500ksoftirqd/11549850irq/30-eth0_g0_22:56:411
121500ksoftirqd/11549850irq/30-eth0_g0_19:38:560
1549750490irq/29-eth0_g0_0-21swapper/020:29:180
1549750490irq/29-eth0_g0_0-21swapper/000:04:110
121490ksoftirqd/11549850irq/30-eth0_g0_23:04:060
121490ksoftirqd/11549850irq/30-eth0_g0_00:37:151
121490ksoftirqd/11549750irq/29-eth0_g0_00:31:471
121480ksoftirqd/11549850irq/30-eth0_g0_23:00:501
121480ksoftirqd/11549850irq/30-eth0_g0_00:23:031
121480ksoftirqd/11549850irq/30-eth0_g0_00:10:591
1058399482cyclictest10693-21unixbench_singl23:34:171
1549750470irq/29-eth0_g0_1988-21runrttasks21:14:080
1549750470irq/29-eth0_g0_1058399cyclictest22:45:091
121470ksoftirqd/11549850irq/30-eth0_g0_23:17:251
121470ksoftirqd/11549850irq/30-eth0_g0_21:25:451
121470ksoftirqd/11549850irq/30-eth0_g0_21:25:451
121470ksoftirqd/11549850irq/30-eth0_g0_19:10:360
121470ksoftirqd/11549750irq/29-eth0_g0_23:24:391
121470ksoftirqd/11549750irq/29-eth0_g0_22:18:251
121470ksoftirqd/11549750irq/29-eth0_g0_22:01:501
121470ksoftirqd/11549750irq/29-eth0_g0_21:58:271
1058399472cyclictest27266-21taskset20:14:181
1058399471cyclictest30513-21latency20:29:111
1058399471cyclictest18690-21unixbench_singl19:39:171
121460ksoftirqd/11549850irq/30-eth0_g0_23:49:100
121460ksoftirqd/11549850irq/30-eth0_g0_23:30:321
121460ksoftirqd/11549850irq/30-eth0_g0_22:38:081
121460ksoftirqd/11549850irq/30-eth0_g0_22:04:390
121460ksoftirqd/11549850irq/30-eth0_g0_21:48:290
121460ksoftirqd/11549850irq/30-eth0_g0_19:52:491
121460ksoftirqd/11549850irq/30-eth0_g0_00:28:590
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional