You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-09-04 - 06:42
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack5slot2.osadl.org (updated Thu Sep 04, 2025 00:44:40)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
239562195179,11sleep10-21swapper/119:07:231
241462191174,12sleep00-21swapper/019:09:520
237962187170,12sleep30-21swapper/319:05:253
240912179163,12sleep20-21swapper/219:09:102
101192460,0sleep00-21swapper/022:25:440
273332450,0sleep20-21swapper/222:50:472
80102430,0sleep20-21swapper/223:30:192
323442380,0sleep20-21swapper/221:48:312
2434199113,4cyclictest7472-21munin-run20:45:010
298372100,0sleep10-21swapper/122:03:341
32202290,0sleep00-21swapper/022:20:270
243479980,8cyclictest0-21swapper/221:20:122
243419980,4cyclictest9933-21munin-run19:45:010
243419980,4cyclictest4959-21awk21:35:020
243419971,3cyclictest18467-21munin-run23:20:010
243419971,3cyclictest14883-21munin-run19:55:000
243419960,6cyclictest0-21swapper/021:25:190
243419960,6cyclictest0-21swapper/020:05:140
243419960,1cyclictest13208-21ssh23:33:300
18440260,0sleep30-21swapper/320:00:173
10148260,0sleep30-21swapper/323:48:263
243519955,0cyclictest0-21swapper/322:05:593
243519950,5cyclictest0-21swapper/322:19:213
243519950,5cyclictest0-21swapper/322:01:083
243519950,5cyclictest0-21swapper/321:48:483
243519950,5cyclictest0-21swapper/319:45:253
243519950,0cyclictest0-21swapper/323:22:223
243519950,0cyclictest0-21swapper/322:43:223
243479955,0cyclictest0-21swapper/222:00:142
243479950,5cyclictest0-21swapper/221:55:422
243479950,3cyclictest10907-21df00:05:142
243479950,0cyclictest0-21swapper/223:07:452
243459951,3cyclictest0-21swapper/122:35:131
243459951,2cyclictest0-21swapper/121:20:121
243459950,5cyclictest0-21swapper/123:40:271
243459950,5cyclictest0-21swapper/122:13:441
243419952,3cyclictest0-21swapper/023:55:140
243419952,3cyclictest0-21swapper/022:09:500
243419952,3cyclictest0-21swapper/000:28:020
243419951,4cyclictest0-21swapper/000:30:120
243419951,2cyclictest0-21swapper/021:40:110
243419951,2cyclictest0-21swapper/020:25:150
243419950,5cyclictest8042-21ssh22:57:540
243419950,5cyclictest0-21swapper/023:46:220
243419950,5cyclictest0-21swapper/023:36:290
243419950,5cyclictest0-21swapper/023:05:170
243419950,5cyclictest0-21swapper/023:04:220
243419950,5cyclictest0-21swapper/022:50:460
243419950,5cyclictest0-21swapper/022:45:340
243419950,5cyclictest0-21swapper/022:41:560
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional