You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-10-04 - 15:49
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack5slot2.osadl.org (updated Fri Oct 04, 2024 12:44:40)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
68912203188,11sleep10-21swapper/107:07:351
68162194159,13sleep30-21swapper/307:06:383
69882185168,12sleep20-21swapper/207:08:502
67662182167,11sleep00-21swapper/007:05:580
34942470,0sleep00-21swapper/012:37:270
185982420,0sleep20-21swapper/210:36:072
164522420,0sleep10-21swapper/109:31:481
123572130,1sleep312352-21unixbench_multi08:20:183
72579980,7cyclictest4646-21ntp_states09:10:190
72579970,7cyclictest0-21swapper/012:05:050
72629961,3cyclictest0-21swapper/110:20:121
72629961,3cyclictest0-21swapper/109:40:121
72579965,1cyclictest1541-21rm11:15:360
72579962,4cyclictest26757-21ssh09:52:540
72579962,4cyclictest0-21swapper/011:56:380
72579962,4cyclictest0-21swapper/010:20:060
72579960,6cyclictest0-21swapper/012:17:380
72579960,6cyclictest0-21swapper/010:51:100
72579960,6cyclictest0-21swapper/010:32:450
72579960,6cyclictest0-21swapper/010:15:060
72579960,6cyclictest0-21swapper/010:00:340
72579960,6cyclictest0-21swapper/009:31:270
72579960,6cyclictest0-21swapper/008:35:140
72579960,3cyclictest667-21cron11:00:010
72579960,3cyclictest23362-21sendmail-msp09:20:000
72579960,3cyclictest1858-21apt-get12:05:000
72579960,1cyclictest2957-21ssh10:12:490
72579960,0cyclictest0-21swapper/009:55:140
26878260,1sleep0725799cyclictest09:20:530
72719955,0cyclictest2729-21diskmemload10:12:103
72719955,0cyclictest0-21swapper/309:33:113
72719953,1cyclictest40-21ksoftirqd/309:05:023
72719950,5cyclictest0-21swapper/311:42:223
72719950,5cyclictest0-21swapper/307:25:243
72719950,4cyclictest0-21swapper/310:45:123
72669950,5cyclictest0-21swapper/210:57:472
72669950,5cyclictest0-21swapper/210:00:362
72669950,5cyclictest0-21swapper/208:27:282
72669950,4cyclictest5166-21df11:50:102
72629951,3cyclictest0-21swapper/109:10:111
72629951,3cyclictest0-21swapper/108:10:111
72629950,5cyclictest0-21swapper/110:49:261
72629950,5cyclictest0-21swapper/110:02:421
72579952,3cyclictest0-21swapper/011:00:090
72579952,3cyclictest0-21swapper/010:35:010
72579952,3cyclictest0-21swapper/010:25:300
72579951,2cyclictest0-21swapper/011:45:120
72579950,5cyclictest22079-21ssh10:05:530
72579950,5cyclictest0-21swapper/012:30:050
72579950,5cyclictest0-21swapper/012:26:020
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional