You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-24 - 03:29
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Tue Feb 24, 2026 00:44:13)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
10040421000,3chrt584-21kworker/3:2+events22:01:043
41422592950,2chrt584-21kworker/3:2-events19:30:013
41685372790,3chrt0-21swapper/219:56:042
4120016996353,7cyclictest166842-21latency_hist23:10:010
4120016996254,6cyclictest247111-21latency_hist00:30:000
4120020995949,7cyclictest97261-21latency_hist22:00:001
4120016995848,7cyclictest4161893-21latency_hist19:50:010
4120020995649,5cyclictest122165-21kworker/u8:1+flush-8:023:45:581
4120020995545,7cyclictest257239-21latency_hist00:40:011
4120016995347,4cyclictest46920-21kworker/u8:3+flush-8:021:11:130
4120016995343,7cyclictest197006-21latency_hist23:40:010
4120020995243,6cyclictest156745-21latency_hist23:00:011
4120020995141,7cyclictest4171784-21latency_hist20:00:011
4120016995143,6cyclictest12718-21/usr/sbin/munin20:36:120
4120016995044,4cyclictest274-21systemd-journal23:16:110
4120016995040,8cyclictest77036-21latency_hist21:40:010
4120022994937,9cyclictest102220-21/usr/sbin/munin22:05:002
41456512480,3chrt0-21swapper/019:31:070
4120016994842,5cyclictest4109833-21kworker/u8:0+flush-8:020:56:100
4120022994741,4cyclictest186587-21kworker/u8:2+flush-8:000:06:092
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional