You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-05 - 01:47

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Sun May 04, 2025 12:44:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1509299186181,2cyclictest0-21swapper/107:13:001
1508999166157,8cyclictest0-21swapper/007:13:000
1509599138136,1cyclictest0-21swapper/207:13:002
1509599130127,2cyclictest15297-21kworker/u16:0+events_unbound07:55:042
1509299121118,2cyclictest25129-21kworker/u16:1+events_unbound09:10:281
298321170,1sleep30-21swapper/310:20:203
147562116102,10sleep30-21swapper/307:07:483
147132116103,9sleep20-21swapper/207:07:142
14630210895,10sleep10-21swapper/107:06:091
9789210692,10sleep00-21swapper/007:05:120
15092997773,3cyclictest15297-21kworker/u16:0+events_unbound08:25:261
15092997571,3cyclictest25129-21kworker/u16:1+events_unbound10:10:031
15092997066,3cyclictest25129-21kworker/u16:1+events_unbound09:15:271
15092996861,6cyclictest25129-21kworker/u16:1+events_unbound11:55:261
15089996763,3cyclictest25129-21kworker/u16:1+events_unbound07:35:550
15092996662,3cyclictest25129-21kworker/u16:1+events_unbound11:35:251
15092996460,3cyclictest25129-21kworker/u16:1+events_unbound11:10:141
15092996460,3cyclictest25129-21kworker/u16:1+events_unbound07:35:271
15092996451,11cyclictest15297-21kworker/u16:0+events_unbound12:25:181
15092996359,3cyclictest15297-21kworker/u16:0+events_unbound12:05:031
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional