You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-31 - 15:37

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Sun May 31, 2026 12:44:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
331852421430,2sleep3471rcuc/312:15:593
33068832630,3sleep375-21kworker/3:1+events12:05:433
3008893996156,4cyclictest2649202-21kworker/u8:2+flush-8:007:20:001
31729062590,1sleep13172910-21kthreadcore09:50:471
3008893995750,5cyclictest3254380-21kworker/u8:3+events_unbound11:45:501
3008893995748,6cyclictest3100012-21latency_hist08:40:001
32153172560,4chrt0-21swapper/010:35:430
3008893995648,5cyclictest1913152-21kworker/u8:0+events_unbound08:50:501
3008891995240,9cyclictest3337968-21ntpq12:35:480
3008893995045,4cyclictest1913152-21kworker/u8:0+flush-8:008:20:551
3008893995045,3cyclictest3035703-21kworker/u8:3+events_unbound07:40:001
3008893995043,5cyclictest3150006-21kworker/u8:3+flush-8:010:25:521
3008893995043,5cyclictest3150006-21kworker/u8:3+flush-8:010:25:511
3008891994938,8cyclictest3025585-21latency_hist07:25:010
30279592470,1chrt3027962-21kthreadcore07:25:451
32848012460,1sleep03284803-21cat11:45:390
3008891994637,7cyclictest3029643-21ntpq07:25:490
3008891994635,8cyclictest3263408-21ntpq11:20:500
3008891994534,8cyclictest3178714-21ntpq09:55:480
3008893994438,4cyclictest3254380-21kworker/u8:3+flush-8:011:25:521
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional