You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-16 - 11:36
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Mon Feb 16, 2026 00:44:14)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
135566321690,2sleep3481ktimers/322:41:143
12924022610,5sleep20-21swapper/221:41:072
1141141996151,7cyclictest1246778-21latency_hist20:55:010
11976952600,5sleep30-21swapper/320:06:033
1141144995954,3cyclictest1153160-21kworker/u8:2+events_unbound20:30:011
1141144995751,5cyclictest1261857-21kworker/u8:1+events_unbound22:00:011
1141144995745,10cyclictest274-21systemd-journal23:35:011
1141144995649,4cyclictest1261857-21kworker/u8:1+events_unbound21:15:001
1141144995545,7cyclictest1461535-21latency_hist00:30:011
1141144995448,4cyclictest1361916-21kworker/u8:2+events_unbound00:11:031
1141144995446,5cyclictest1261857-21kworker/u8:1+flush-8:022:46:211
1141141995444,7cyclictest1271736-21latency_hist21:20:000
1141144995346,5cyclictest1153160-21kworker/u8:2+events_unbound21:06:041
1141144995344,6cyclictest1281851-21kworker/u8:0+flush-8:023:06:201
1141141995342,8cyclictest274-21systemd-journal22:11:010
1141144995045,3cyclictest1281851-21kworker/u8:0+flush-8:000:01:201
1141144995044,4cyclictest1261857-21kworker/u8:1+flush-8:021:41:191
1141144994944,3cyclictest1361916-21kworker/u8:2+events_unbound22:56:031
1141144994943,4cyclictest1281851-21kworker/u8:0+flush-8:023:51:061
1141144994943,4cyclictest1141002-21kworker/u8:3+events_unbound19:51:021
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional