You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-15 - 20:05

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Mon Jun 15, 2026 12:44:14)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
11013623760,2sleep375-21kworker/3:1-events08:55:013
29711921880,2sleep3471rcuc/312:30:353
3029242780,2chrt75-21kworker/3:1+events12:35:443
3844997773,3cyclictest4192615-21kworker/u8:1+flush-8:007:20:011
3843997058,9cyclictest174727-21diskstats10:30:290
3844996661,4cyclictest100167-21kworker/u8:2+flush-8:012:00:441
3844996658,6cyclictest243571-21kworker/u8:1+events_unbound12:25:431
3843996333,19cyclictest138970-21kworker/u8:0+flush-8:009:20:440
3844996254,5cyclictest119681-21kworker/u8:4+flush-8:010:20:221
3844996253,7cyclictest29599-21ntpq07:30:391
3844996155,4cyclictest119681-21kworker/u8:4+flush-8:010:30:451
3844996154,5cyclictest119681-21kworker/u8:4+events_unbound09:50:311
3844996055,4cyclictest4177720-21kworker/u8:2+events_unbound07:20:411
3844996054,4cyclictest234307-21kworker/u8:0+events_unbound11:45:291
3844996054,4cyclictest106282-21kworker/u8:3+events_unbound09:05:431
3844995955,2cyclictest234307-21kworker/u8:0+events_unbound12:05:431
3844995953,5cyclictest4145848-21kworker/u8:0+flush-8:007:35:261
3844995953,4cyclictest158907-21kworker/u8:1+events_unbound11:10:291
3844995952,5cyclictest158907-21kworker/u8:1+flush-8:011:00:361
3844995951,6cyclictest60909-21kworker/u8:1+events_unbound08:10:451
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional