You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-06 - 12:29

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Thu Aug 06, 2026 00:44:14)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
40321212690,2sleep0201rcuc/000:03:070
39597822520,1chrt3959786-21kthreadcore22:52:570
373618299524,33cyclictest4047330-21latency_hist00:20:000
3736186995147,3cyclictest3686723-21kworker/u8:1+flush-8:019:33:051
3736182995126,17cyclictest3993100-21/usr/sbin/munin23:28:050
3736186994945,3cyclictest4012682-21kworker/u8:2+events_unbound00:08:061
3736182994839,6cyclictest4057262-21latency_hist00:30:010
373618299481,33cyclictest573-21runrttasks00:12:530
3736182994723,21cyclictest3763696-21/usr/sbin/munin19:38:040
3736186994641,4cyclictest3741122-21kworker/u8:3+events_unbound19:28:041
3736186994540,4cyclictest3878192-21kworker/u8:1+flush-8:021:58:061
3736186994539,4cyclictest3731395-21kworker/u8:2+events_unbound19:22:521
3736186994338,4cyclictest4012682-21kworker/u8:2+flush-8:000:22:521
3736186994337,5cyclictest3878192-21kworker/u8:1+events_unbound21:45:021
3736186994337,5cyclictest3793157-21kworker/u8:2+events_unbound20:27:511
373618299431,24cyclictest4007962-21/usr/sbin/munin23:42:480
3736186994237,4cyclictest3818151-21kworker/u8:3+events_unbound20:47:521
3736186994236,4cyclictest3928538-21kworker/u8:2+flush-8:022:37:521
3736182994233,6cyclictest3852284-21ntpq21:03:010
373618299421,30cyclictest573-21runrttasks00:23:040
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional