You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-28 - 15:55

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Thu May 28, 2026 12:44:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
378973621820,2sleep3481ktimers/307:26:003
406134121090,3sleep375-21kworker/3:1-events12:00:473
3768592996861,5cyclictest3768448-21kworker/u8:2+flush-8:009:15:561
3768592996760,6cyclictest3820180-21kworker/u8:0+flush-8:008:00:581
3768592996660,5cyclictest3860185-21kworker/u8:1+flush-8:010:20:001
3768592996558,5cyclictest3835238-21kworker/u8:3+flush-8:008:15:571
3768592996457,5cyclictest3949181-21kworker/u8:2+flush-8:011:20:531
3768592996358,4cyclictest3914275-21kworker/u8:2+events_unbound09:40:511
3768592996258,3cyclictest4043662-21kworker/u8:1+events_unbound12:35:541
3768592996257,3cyclictest3860185-21kworker/u8:1+flush-8:010:10:571
3768592996156,4cyclictest3768448-21kworker/u8:2+flush-8:007:55:561
3768592996156,4cyclictest3410608-21kworker/u8:0+flush-8:007:10:561
3768592996055,4cyclictest4043662-21kworker/u8:1+flush-8:011:45:541
3768592996054,5cyclictest3768448-21kworker/u8:2+flush-8:009:20:511
3768592995953,5cyclictest4043662-21kworker/u8:1+flush-8:012:25:571
3768592995952,5cyclictest3949181-21kworker/u8:2+flush-8:011:00:551
3768592995853,4cyclictest4043662-21kworker/u8:1+flush-8:012:30:571
3768592995853,4cyclictest3983490-21kworker/u8:0+events_unbound11:35:511
3768592995853,3cyclictest3860185-21kworker/u8:1+events_unbound09:30:421
3768592995852,5cyclictest3909310-21kworker/u8:3+events_unbound11:30:541
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional