You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-21 - 17:53

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Mon Sep 21, 2026 12:44:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
147927521570,2sleep3451irq_work/308:04:063
14557772770,2chrt0-21swapper/307:39:063
16704652720,3sleep10-21swapper/111:14:071
1426001996350,10cyclictest278-21systemd-journal07:35:000
1426005996253,6cyclictest1636646-21latency_hist10:40:011
1426005995850,6cyclictest1592046-21latency_hist09:55:011
1426005995753,3cyclictest1577037-21kworker/u8:2+events_unbound10:34:141
1426005995750,5cyclictest1617094-21kworker/u8:0+events_unbound10:29:001
1426005995649,5cyclictest1585316-21kworker/u8:1+flush-8:009:59:131
1426005995550,4cyclictest596234-21kworker/u8:2+flush-8:007:19:161
1426005995550,4cyclictest1547143-21kworker/u8:0+events_unbound09:44:151
1426005995550,4cyclictest1547143-21kworker/u8:0+events_unbound09:44:151
1426005995349,3cyclictest596234-21kworker/u8:2+flush-8:008:04:101
1426005995349,3cyclictest1591980-21kworker/u8:3+events_unbound10:25:011
1426005995347,5cyclictest1681127-21kworker/u8:1+flush-8:011:39:111
1426005995145,5cyclictest1482848-21kworker/u8:1+flush-8:009:04:011
1426005995145,4cyclictest1671349-21kworker/u8:3+flush-8:012:19:121
1426005995144,5cyclictest1716539-21kworker/u8:1+flush-8:012:14:121
1426005995139,9cyclictest1571989-21awk09:35:001
1426005995045,4cyclictest1577037-21kworker/u8:2+events_unbound12:04:111
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional