You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-07 - 16:02

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Sun Dec 07, 2025 12:44:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
40347922910,2sleep3586-21kworker/3:2+events08:45:013
35270421940,3sleep3586-21kworker/3:2-events07:51:193
61608221020,3chrt586-21kworker/3:2+events12:16:183
306768997565,7cyclictest418006-21kworker/u8:2+flush-8:009:31:221
306768996961,6cyclictest121399-21kworker/u8:4+flush-8:007:26:211
306771996560,4cyclictest348273-21kworker/u8:0+flush-8:008:01:212
306765996459,4cyclictest121399-21kworker/u8:4+flush-8:007:46:190
306771996154,5cyclictest282-21systemd-journal09:16:212
306765996055,4cyclictest378923-21kworker/u8:1+flush-8:008:21:240
306771995852,4cyclictest437834-21kworker/u8:1+flush-8:010:11:172
306771995852,4cyclictest378923-21kworker/u8:1+flush-8:008:26:182
306765995847,8cyclictest536908-21ntpq10:56:180
306771995750,5cyclictest557220-21kworker/u8:1+flush-8:011:26:192
306768995548,5cyclictest378923-21kworker/u8:1+flush-8:008:21:111
306771995449,3cyclictest418006-21kworker/u8:2+flush-8:010:06:202
306771995447,4cyclictest378923-21kworker/u8:1+events_unbound08:36:192
306765995450,3cyclictest121399-21kworker/u8:4+flush-8:007:16:210
306765995345,5cyclictest328498-21latency_hist07:30:010
306765995248,3cyclictest497673-21kworker/u8:0+events_unbound12:36:180
306765995248,3cyclictest3656641-21kworker/u8:3+flush-8:007:51:130
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional