You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-10 - 02:20

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Fri Jul 10, 2026 00:44:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
112570323860,2sleep30-21swapper/321:05:253
108874921930,4sleep375-21kworker/3:1-events20:30:143
1005060996660,4cyclictest1136347-21kworker/u8:0+events_unbound22:00:251
1005063996544,18cyclictest1704890-21systemd-journal23:03:532
11838962630,3sleep1281rcuc/122:05:151
1005060996156,4cyclictest1197517-21kworker/u8:0+flush-8:022:20:301
1005060996156,3cyclictest1197517-21kworker/u8:0+events_unbound23:25:091
1005060995953,4cyclictest1070983-21kworker/u8:1+flush-8:020:20:231
1005060995853,4cyclictest1280690-21kworker/u8:3+events_unbound00:30:251
1005060995851,5cyclictest1136347-21kworker/u8:0+flush-8:021:25:201
1005060995651,4cyclictest1091054-21kworker/u8:3+flush-8:021:45:241
1005060995550,4cyclictest3835863-21kworker/u8:4+events_unbound22:10:201
1005060995549,4cyclictest3835863-21kworker/u8:4+flush-8:019:20:241
1005060995549,4cyclictest3835863-21kworker/u8:4+flush-8:019:20:231
1005060995547,6cyclictest1280690-21kworker/u8:3+flush-8:000:15:251
1005060995447,5cyclictest1197517-21kworker/u8:0+events_unbound22:40:231
11747812530,1sleep21174779-21latency21:55:172
11747812530,1sleep21174779-21latency21:55:162
1005060995248,3cyclictest1238000-21kworker/u8:1+events_unbound23:35:221
1005060995248,3cyclictest1238000-21kworker/u8:1+events_unbound23:00:191
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional