You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-19 - 12:38

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Tue May 19, 2026 00:44:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
37010322660,6sleep20-21swapper/222:30:562
37010322660,6sleep20-21swapper/222:30:552
3498237995142,6cyclictest3624201-21latency_hist21:15:011
3498237994941,6cyclictest3594576-21latency_hist20:45:011
3498237994940,6cyclictest3753118-21latency_hist23:25:011
3498232994942,5cyclictest3514972-21base6419:25:000
3498232994941,5cyclictest3777786-21latency_hist23:50:000
3498237994839,6cyclictest3738276-21latency_hist23:10:011
3498232994837,9cyclictest3727458-21ntpq22:55:590
3498232994741,4cyclictest3599258-21kworker/u8:3+flush-8:021:46:000
3498237994539,4cyclictest3478725-21kworker/u8:1+flush-8:020:05:511
3498237994536,6cyclictest3520044-21latency_hist19:30:011
3498237994536,6cyclictest3520044-21latency_hist19:30:011
3498232994438,4cyclictest3498083-21kworker/u8:0+flush-8:021:16:040
3498232994437,5cyclictest3678457-21kworker/u8:2+flush-8:022:20:530
3498237994337,4cyclictest3599258-21kworker/u8:3+flush-8:023:51:041
3498237994334,6cyclictest3639054-21latency_hist21:30:011
3498232994336,5cyclictest2658328-21kworker/u8:3+flush-8:019:30:510
3498237994238,3cyclictest3498083-21kworker/u8:0+flush-8:020:31:031
3498237994236,4cyclictest3478725-21kworker/u8:1+flush-8:020:46:041
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional