You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-03 - 16:01

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Wed Jun 03, 2026 12:44:16)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
26675422960,2chrt0-21swapper/211:05:542
2427391997155,14cyclictest2667771-21apt-get11:06:370
25928092620,3sleep2161rcu_preempt09:50:502
27335822600,2sleep3451irq_work/312:15:423
2427400995550,4cyclictest2417706-21kworker/u8:0+events_unbound07:15:542
24587012530,3sleep00-21swapper/007:35:530
2427396995344,7cyclictest2432369-21cp07:15:011
2427400995248,3cyclictest2578675-21kworker/u8:1+flush-8:010:55:372
2427396995041,6cyclictest2642149-21ntpq10:40:481
25008262480,0sleep0201rcuc/008:20:440
2427400994843,3cyclictest1401030-21kworker/u8:1+events_unbound07:30:492
2427396994837,8cyclictest2528092-21ntpq08:45:481
2427396994837,8cyclictest2528092-21ntpq08:45:471
2427396994743,3cyclictest2479124-21kworker/u8:0+flush-8:011:30:541
2427391994738,6cyclictest2682937-21latency_hist11:25:010
2427391994736,8cyclictest2478249-21ntpq07:55:490
2427391994722,23cyclictest2584145-21diskstats09:45:390
24598472460,3sleep375-21kworker/3:1+events07:40:383
2427396994641,3cyclictest2443981-21kworker/u8:3+events_unbound08:00:511
2427396994636,7cyclictest2479124-21kworker/u8:0+flush-8:011:20:521
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional