You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-12 - 02:42

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Thu Mar 12, 2026 00:44:16)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
7095462820,4chrt371rcuc/221:56:572
5875252810,2chrt75-21kworker/3:1-events19:56:453
7541222550,3sleep10-21swapper/122:41:461
539054995141,8cyclictest814973-21apt-get23:45:001
539054994943,5cyclictest799382-21kworker/u8:2+flush-8:000:11:531
539046994945,3cyclictest814736-21kworker/u8:3+events_unbound23:56:550
7899312480,2chrt451irq_work/323:16:553
539054994843,4cyclictest620081-21kworker/u8:2+flush-8:021:41:441
539054994840,7cyclictest730714-21kworker/u8:3+flush-8:022:46:551
539046994844,3cyclictest595322-21kworker/u8:1+events_unbound20:21:460
539046994840,6cyclictest840081-21latency_hist00:10:010
539054994743,3cyclictest565560-21kworker/u8:0+events_unbound19:46:431
539054994742,3cyclictest730714-21kworker/u8:3+flush-8:023:21:421
539046994741,5cyclictest660019-21kworker/u8:0+flush-8:021:26:540
539046994642,3cyclictest730714-21kworker/u8:3+events_unbound22:50:010
539046994641,4cyclictest785530-21kworker/u8:0+flush-8:023:16:540
539046994641,4cyclictest491369-21kworker/u8:4+events_unbound19:21:500
539046994641,3cyclictest565560-21kworker/u8:0+events_unbound20:11:420
539046994638,6cyclictest719842-21kworker/u8:1+flush-8:023:01:480
6420812450,1sleep2642084-21cut20:51:462
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional