You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-15 - 18:49

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Sat Aug 15, 2026 12:44:14)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
37159932800,2sleep3481ktimers/311:02:513
3480689996963,4cyclictest3571141-21kworker/u8:2+events_unbound09:20:010
3480689996546,11cyclictest3645165-21kworker/u8:0+flush-8:009:57:470
3480694995950,6cyclictest275-21systemd-journal10:02:581
37437822560,2sleep3481ktimers/311:32:483
3480689995548,5cyclictest3696734-21kworker/u8:1+events_unbound12:37:570
3480689995449,4cyclictest3239059-21kworker/u8:0+flush-8:007:42:550
3480694995246,4cyclictest3239059-21kworker/u8:0+flush-8:007:20:001
3480689995245,4cyclictest3696734-21kworker/u8:1+flush-8:010:50:010
3480689995245,4cyclictest3239059-21kworker/u8:0+flush-8:008:35:010
3480689995142,6cyclictest3742171-21kworker/u8:2+events_unbound11:35:010
3480689995142,6cyclictest3742171-21kworker/u8:2+events_unbound11:35:010
38087192500,3sleep3575-21kworker/3:2+events12:37:493
3480694995044,4cyclictest3631930-21latency_hist09:40:021
3480694994943,4cyclictest3712030-21latency_hist11:00:011
3480689994944,4cyclictest3676758-21kworker/u8:0+flush-8:010:25:010
3480694994844,3cyclictest3676758-21kworker/u8:0+events_unbound10:42:441
3480689994843,3cyclictest3681685-21kworker/u8:2+events_unbound10:32:590
3480689994842,4cyclictest3581476-21kworker/u8:0+flush-8:009:32:570
3480689994841,5cyclictest3681685-21kworker/u8:2+flush-8:010:38:000
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional