You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-25 - 11:31

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Sat Apr 25, 2026 00:44:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
4135143996959,7cyclictest136747-21kworker/u8:0+flush-8:023:01:181
4135143996353,8cyclictest95428-21kworker/u8:1+flush-8:021:51:251
1898372590,1sleep0189842-21cut23:16:130
4135143995848,7cyclictest211597-21apt-get23:40:001
4135148995750,5cyclictest191660-21gpgv23:20:002
4135139995753,3cyclictest106565-21kworker/u8:3+events_unbound22:36:100
4135143995650,4cyclictest212085-21kworker/u8:3+flush-8:023:51:261
4135143995650,4cyclictest212085-21kworker/u8:3+flush-8:023:51:261
4135143995551,3cyclictest4093176-21kworker/u8:3+flush-8:019:16:221
4135143995548,6cyclictest4186742-21kworker/u8:1+flush-8:020:41:181
4135139995550,4cyclictest197031-21kworker/u8:1+events_unbound23:36:110
4135143995450,3cyclictest106565-21kworker/u8:3+events_unbound22:21:241
4135143995447,5cyclictest4087679-21kworker/u8:2+events_unbound20:01:201
4135139995448,4cyclictest62356-21kworker/u8:0+events_unbound21:31:180
4135148995343,7cyclictest237098-21cp00:05:012
4135143995346,5cyclictest161528-21kworker/u8:2+events_unbound23:06:241
4135143995345,6cyclictest191696-21kworker/u8:0+events_unbound23:31:221
4135143995246,5cyclictest95428-21kworker/u8:1+flush-8:022:41:201
4135143995246,5cyclictest62356-21kworker/u8:0+flush-8:021:31:241
4135143995246,4cyclictest4087679-21kworker/u8:2+flush-8:019:36:251
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional