You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-03 - 10:42

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Mon Aug 03, 2026 00:44:11)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
61106622060,5sleep30-21swapper/319:25:013
8835072740,2chrt575-21kworker/3:2-events23:58:123
8547392730,4sleep0201rcuc/023:32:530
8008982630,4sleep2371rcuc/222:37:582
593968996152,6cyclictest883671-21latency_hist00:00:011
593968995544,8cyclictest275-21systemd-journal21:50:001
593965995347,4cyclictest557014-21kworker/u8:0+events_unbound20:05:010
593968995243,6cyclictest720310-21latency_hist21:15:011
8913472500,1sleep0891353-21tr00:08:000
593965995045,4cyclictest557014-21kworker/u8:0+events_unbound20:15:010
593965995038,5cyclictest794912-21kworker/u8:1+events_unbound22:33:080
7093882480,3chrt709393-21needreboot21:03:030
593968994839,6cyclictest779646-21latency_hist22:15:011
593965994843,4cyclictest3425444-21kworker/u8:3+flush-8:019:43:070
593965994736,4cyclictest557014-21kworker/u8:0+events_unbound21:17:570
593965994642,3cyclictest557014-21kworker/u8:0+flush-8:019:28:070
593965994541,3cyclictest779666-21kworker/u8:3+events_unbound22:48:070
593965994534,4cyclictest819458-21kworker/u8:1+events_unbound23:27:550
593965994533,5cyclictest557014-21kworker/u8:0+events_unbound23:07:550
593968994438,4cyclictest695147-21latency_hist20:50:001
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional