You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-11 - 19:32
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Wed Feb 11, 2026 12:44:14)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
4992221850,3sleep3584-21kworker/3:2+events12:36:093
3917624995546,6cyclictest4003932-21latency_hist08:35:011
40564852540,2sleep30-21swapper/309:26:123
40500642540,4sleep2371rcuc/209:21:092
3917620995040,7cyclictest4098426-21ntpq10:06:140
3917624994942,6cyclictest4003163-21kworker/u8:0+events_unbound08:56:251
3917620994740,5cyclictest3949512-21kworker/u8:2+events_unbound08:00:000
3917626994642,3cyclictest3912592-21kworker/u8:2+flush-8:007:15:052
3917624994337,5cyclictest4044144-21kworker/u8:2+events_unbound10:36:211
3917624994238,3cyclictest4029277-21kworker/u8:3+flush-8:009:56:221
3917624994237,3cyclictest3988295-21kworker/u8:2+flush-8:008:26:211
3917624994235,5cyclictest4129375-21/usr/sbin/munin10:41:231
3917624994233,7cyclictest3984447-21/usr/sbin/munin08:16:221
3917624994233,6cyclictest3954242-21latency_hist07:45:001
3917624994233,6cyclictest3954242-21latency_hist07:45:001
3917620994233,7cyclictest4089140-21apt-get10:00:010
3917626994137,3cyclictest4044144-21kworker/u8:2+events_unbound10:16:222
3917626994036,3cyclictest4069302-21kworker/u8:0+events_unbound10:10:002
3917624994035,4cyclictest4003163-21kworker/u8:0+flush-8:008:51:101
3917620994033,5cyclictest4069058-21latency_hist09:40:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional