You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-09 - 13:48

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Sun Aug 09, 2026 00:44:14)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32688262940,3chrt0-21swapper/022:57:550
31373302880,2sleep0161rcu_preempt20:47:510
32628902790,3sleep10-21swapper/122:52:551
32628902790,3sleep10-21swapper/122:52:541
31852772680,5sleep30-21swapper/321:33:043
3039556995747,7cyclictest3190822-21latency_hist21:40:000
32724662520,3sleep1281rcuc/123:02:531
32997762510,2chrt451irq_work/323:28:033
3039556994742,3cyclictest3015219-21kworker/u8:4+flush-8:019:18:060
31997952460,3chrt575-21kworker/3:2+events21:47:573
31997952460,3chrt575-21kworker/3:2+events21:47:563
3039560994638,5cyclictest3225804-21latency_hist22:15:011
3039556994639,5cyclictest3289857-21kworker/u8:0+flush-8:000:03:050
3039556994536,6cyclictest3319799-21latency_hist23:50:010
3039556994335,6cyclictest3091201-21kworker/u8:3+flush-8:020:07:520
3039560994237,4cyclictest3044636-21kworker/u8:0+flush-8:019:37:491
3039560994236,5cyclictest3039422-21kworker/u8:2+flush-8:019:12:501
3039560994236,5cyclictest3039422-21kworker/u8:2+flush-8:019:12:501
3039560994236,4cyclictest3116446-21kworker/u8:1+flush-8:021:03:021
3039562994034,4cyclictest3070984-21kworker/u8:2+flush-8:019:42:512
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional