You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-10-28 - 05:10

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Wed Oct 28, 2026 00:44:13)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
115873123490,1sleep375-21kworker/3:1-events21:03:383
112072721960,3sleep375-21kworker/3:1-events20:23:413
117988921390,14chrt75-21kworker/3:1-events21:23:413
1045977997367,4cyclictest1245121-21kworker/u8:0+flush-8:023:10:011
1045977997162,7cyclictest1127137-21kworker/u8:1+flush-8:021:13:471
1045974997144,16cyclictest1072892-21latency_hist19:35:010
1045977996862,4cyclictest1281323-21kworker/u8:2+events_unbound23:30:001
1045977996861,5cyclictest1245121-21kworker/u8:0+flush-8:023:13:541
1045974996850,14cyclictest278-21systemd-journal20:03:350
1045974996449,11cyclictest1246963-21cat22:30:010
1045979996353,7cyclictest1336523-21awk00:00:002
1045977996354,6cyclictest1147796-21kworker/u8:2+events_unbound21:28:431
1045977996257,4cyclictest1127137-21kworker/u8:1+events_unbound20:58:311
1045977996255,5cyclictest1336421-21kworker/u8:3+events_unbound00:28:341
1045977996153,6cyclictest1202254-21kworker/u8:3+flush-8:022:43:481
1045974996150,7cyclictest278-21systemd-journal23:03:350
1045977996055,4cyclictest1202254-21kworker/u8:3+flush-8:022:53:351
1045977996055,4cyclictest1202254-21kworker/u8:3+events_unbound21:53:471
1045977996054,4cyclictest1336421-21kworker/u8:3+events_unbound00:13:331
1045977996054,4cyclictest1281323-21kworker/u8:2+events_unbound23:23:441
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional