You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-18 - 20:05

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Thu Jun 18, 2026 12:44:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
353768221790,2sleep375-21kworker/3:1+events07:15:003
37823952980,2chrt0-21swapper/211:15:412
37034402830,5sleep10-21swapper/110:00:011
3532658997260,9cyclictest1704890-21systemd-journal12:35:000
3532664997063,5cyclictest3527656-21kworker/u8:1+flush-8:008:20:422
3532660996762,4cyclictest3527656-21kworker/u8:1+flush-8:008:15:411
3532658996647,16cyclictest3553589-21ntpq07:25:380
3532660996459,4cyclictest3713058-21kworker/u8:2+events_unbound12:20:011
3532660996456,5cyclictest3727345-21ntpq10:20:381
3532660996456,5cyclictest3727345-21ntpq10:20:381
3532660996358,4cyclictest3527656-21kworker/u8:1+events_unbound07:30:441
3532660996354,7cyclictest3517865-21kworker/u8:3+flush-8:007:35:381
3532660996257,3cyclictest3713058-21kworker/u8:2+flush-8:011:05:421
3532660996054,4cyclictest3527656-21kworker/u8:1+flush-8:007:55:261
3532660996050,7cyclictest3828890-21kworker/u8:0+flush-8:012:20:371
36873912590,4sleep0201rcuc/009:40:320
3532660995953,4cyclictest3771820-21kworker/u8:1+events_unbound11:30:401
3532660995951,5cyclictest3636635-21kworker/u8:3+events_unbound09:40:251
3532660995852,4cyclictest3713058-21kworker/u8:2+events_unbound11:00:381
3532660995851,5cyclictest3778121-21kworker/u8:3+events_unbound11:25:361
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional