You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-16 - 23:52

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack5slot4s.osadl.org (updated Sat May 16, 2026 12:44:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
197998222090,4sleep30-21swapper/308:45:003
20572512760,3chrt75-21kworker/3:1+events10:00:573
20572512760,3chrt75-21kworker/3:1+events10:00:563
1883432996858,7cyclictest1929842-21latency_hist07:55:011
1883432996559,5cyclictest2154010-21kworker/u8:3+events_unbound11:56:061
1883432996456,6cyclictest1850527-21kworker/u8:3+flush-8:007:36:041
1883427996455,6cyclictest2094103-21latency_hist10:40:010
1883432996254,6cyclictest2114214-21kworker/u8:2+flush-8:012:11:021
21676172610,2sleep3481ktimers/311:51:013
1883432996156,4cyclictest1945186-21kworker/u8:3+flush-8:008:36:071
1883432996154,5cyclictest1945186-21kworker/u8:3+events_unbound09:46:031
1883427996054,4cyclictest1850527-21kworker/u8:3+flush-8:007:11:080
1883427996049,8cyclictest280-21systemd-journal08:40:010
21643762590,1chrt2163959-21/usr/sbin/munin11:50:541
1883427995950,7cyclictest280-21systemd-journal09:40:000
1883427995848,7cyclictest2174119-21diskstats12:00:520
1883432995650,4cyclictest2108969-21kworker/u8:0+events_unbound11:36:021
1883432995650,4cyclictest2094347-21kworker/u8:2+events_unbound10:51:021
1883432995649,6cyclictest2147989-21kworker/u8:1+flush-8:012:21:041
1883432995551,3cyclictest2094347-21kworker/u8:2+events_unbound10:41:071
1883432995550,4cyclictest2154010-21kworker/u8:3+flush-8:012:01:061
1883432995550,4cyclictest1945186-21kworker/u8:3+flush-8:009:16:061
1883432995550,4cyclictest1910743-21kworker/u8:1+flush-8:010:01:061
1883432995550,4cyclictest1910743-21kworker/u8:1+flush-8:010:01:051
1883432995550,4cyclictest1900387-21kworker/u8:2+flush-8:007:26:081
1883432995550,4cyclictest1850527-21kworker/u8:3+flush-8:007:41:071
1883435995348,3cyclictest1954861-21gpgv08:20:012
1883432995347,4cyclictest1945186-21kworker/u8:3+flush-8:009:50:551
1883432995345,6cyclictest2182612-21ntpq12:06:021
1883432995345,6cyclictest2182612-21ntpq12:06:021
1883427995347,4cyclictest1900387-21kworker/u8:2+flush-8:007:26:030
1883432995248,3cyclictest1930304-21kworker/u8:0+events_unbound09:10:531
1883432995247,3cyclictest1945186-21kworker/u8:3+events_unbound08:41:071
1883432995246,4cyclictest1945186-21kworker/u8:3+events_unbound08:26:041
1883432995245,6cyclictest2049629-21kworker/u8:2+flush-8:009:56:051
1883432995243,6cyclictest2208408-21latency_hist12:35:011
1883432995147,3cyclictest2147989-21kworker/u8:1+events_unbound11:46:081
1883432995145,5cyclictest2059063-21kworker/u8:0+flush-8:010:11:101
1883432995145,5cyclictest1910743-21kworker/u8:1+flush-8:009:06:091
1883427995144,4cyclictest1930304-21kworker/u8:0+flush-8:008:30:550
1883432995045,4cyclictest1910743-21kworker/u8:1+events_unbound08:01:041
1883427995044,4cyclictest1930304-21kworker/u8:0+flush-8:008:51:050
1883427995040,7cyclictest2004698-21latency_hist09:10:000
21044332490,3chrt2104438-21aten2_r5power_v10:50:522
1883432994944,3cyclictest1850527-21kworker/u8:3+events_unbound07:21:021
1883432994943,4cyclictest1910743-21kworker/u8:1+flush-8:008:56:021
1883432994943,4cyclictest1910743-21kworker/u8:1+flush-8:008:16:051
1883432994942,5cyclictest2147989-21kworker/u8:1+flush-8:012:36:021
1883432994942,5cyclictest1910743-21kworker/u8:1+flush-8:009:31:031
1883427994939,7cyclictest2074237-21latency_hist10:20:020
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional