You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-23 - 21:01

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack5slot4s.osadl.org (updated Thu Apr 23, 2026 12:44:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
259559721190,1sleep02595603-21tr11:21:150
23456562910,1sleep02345661-21tr07:11:160
23616752800,5chrt0-21swapper/307:26:153
2342536996255,5cyclictest2569402-21kworker/u8:0+events_unbound12:21:252
2342536995948,3cyclictest2449589-21kworker/u8:1+flush-8:009:16:222
2342534995753,3cyclictest2539188-21kworker/u8:2+flush-8:010:46:091
2342536995651,4cyclictest2658639-21kworker/u8:1+events_unbound12:26:222
25365772550,4chrt0-21swapper/010:21:160
24806762550,0sleep0201rcuc/009:26:140
2342534995551,3cyclictest2539188-21kworker/u8:2+flush-8:011:06:241
2342534995548,5cyclictest2554084-21kworker/u8:1+flush-8:010:56:251
2342536995448,5cyclictest2369494-21kworker/u8:2+events_unbound07:41:252
2342534995448,4cyclictest2290705-21kworker/u8:1+events_unbound08:16:191
2342531995444,7cyclictest2489389-21latency_hist09:35:010
2342534995346,6cyclictest2399874-21kworker/u8:2+events_unbound08:41:091
2342531995345,6cyclictest280-21systemd-journal11:35:010
2342534995244,6cyclictest2464155-21kworker/u8:3+events_unbound10:21:211
2342534995240,5cyclictest2489107-21kworker/u8:1+events_unbound09:46:201
2342534995147,3cyclictest2648226-21kworker/u8:3+flush-8:012:31:251
2342534995147,3cyclictest2554084-21kworker/u8:1+events_unbound11:01:251
2342536995046,3cyclictest2559281-21kworker/u8:3+flush-8:010:46:202
2342536995042,6cyclictest280-21systemd-journal08:40:002
2342536995042,6cyclictest280-21systemd-journal08:40:002
2342534995046,3cyclictest2380162-21kworker/u8:0+flush-8:007:56:191
2342534995046,3cyclictest2290705-21kworker/u8:1+events_unbound08:21:161
2342534995045,4cyclictest2290705-21kworker/u8:1+events_unbound07:26:211
2342536994944,4cyclictest2554084-21kworker/u8:1+events_unbound11:21:242
2342534994944,4cyclictest2603773-21kworker/u8:3+flush-8:012:01:211
2342534994944,4cyclictest2489107-21kworker/u8:1+flush-8:009:36:121
2342531994940,6cyclictest2499321-21latency_hist09:45:000
2342534994844,3cyclictest2569402-21kworker/u8:0+events_unbound12:36:241
2342534994844,3cyclictest2569402-21kworker/u8:0+events_unbound12:36:241
2342534994844,3cyclictest2554084-21kworker/u8:1+flush-8:011:21:271
2342534994844,3cyclictest2474071-21kworker/u8:2+flush-8:009:26:251
2342534994844,3cyclictest2434525-21kworker/u8:0+events_unbound08:46:291
2342534994844,3cyclictest2318142-21kworker/u8:0+flush-8:007:11:251
2342531994843,4cyclictest2380162-21kworker/u8:0+events_unbound07:56:220
2342536994743,3cyclictest2318142-21kworker/u8:0+events_unbound07:31:212
2342536994742,3cyclictest2539188-21kworker/u8:2+flush-8:010:26:102
2342534994743,3cyclictest2603773-21kworker/u8:3+flush-8:011:36:241
2342534994743,3cyclictest2489107-21kworker/u8:1+flush-8:009:56:261
2342534994742,4cyclictest2318142-21kworker/u8:0+flush-8:007:16:201
2342534994642,3cyclictest2609251-21kworker/u8:2+flush-8:011:56:211
2342534994642,3cyclictest2554084-21kworker/u8:1+flush-8:011:31:251
2342534994642,3cyclictest2554084-21kworker/u8:1+flush-8:010:41:101
2342534994642,3cyclictest2554084-21kworker/u8:1+flush-8:010:41:101
2342531994637,7cyclictest280-21systemd-journal10:16:180
2342536994541,3cyclictest2380162-21kworker/u8:0+flush-8:007:56:242
2342536994541,3cyclictest2342408-21kworker/u8:3+events_unbound07:11:202
2342536994541,3cyclictest2290705-21kworker/u8:1+events_unbound07:21:272
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional