You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-02 - 12:58

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack5slot4s.osadl.org (updated Fri May 02, 2025 00:44:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
222399160159,1cyclictest0-21swapper/219:12:352
221999140137,1cyclictest0-21swapper/119:12:351
1891211894,10sleep10-21swapper/119:08:051
18872117104,10sleep20-21swapper/219:08:012
17492115102,10sleep30-21swapper/319:06:143
29337210795,7sleep00-21swapper/019:05:150
2219999484,6cyclictest13928-21kworker/u16:2+events_unbound19:25:251
2219998366,13cyclictest13928-21kworker/u16:2+events_unbound20:25:201
2219997462,9cyclictest28187-21kworker/u16:3+events_unbound23:10:181
2219997166,3cyclictest28187-21kworker/u16:3+events_unbound21:10:181
2219997066,3cyclictest13928-21kworker/u16:2+events_unbound23:30:281
2219997064,4cyclictest13928-21kworker/u16:2+events_unbound23:50:181
2219996965,3cyclictest13928-21kworker/u16:2+events_unbound23:20:011
2219996965,3cyclictest13928-21kworker/u16:2+events_unbound22:10:031
2219996865,2cyclictest13928-21kworker/u16:2+events_unbound21:25:181
2219996763,3cyclictest3191-21kworker/u16:1+events_unbound00:00:161
106542670,0sleep00-21swapper/023:40:120
2219996559,4cyclictest28187-21kworker/u16:3+events_unbound22:00:281
213482650,1sleep0181rcuc/000:15:270
14892650,0sleep00-21swapper/020:05:170
2219996460,3cyclictest28187-21kworker/u16:3+events_unbound22:20:271
2219996460,3cyclictest28187-21kworker/u16:3+events_unbound19:20:271
2219996458,4cyclictest28187-21kworker/u16:3+events_unbound21:45:151
2219996359,3cyclictest28187-21kworker/u16:3+events_unbound22:15:141
2219996359,3cyclictest13928-21kworker/u16:2+events_unbound23:15:271
2219996359,3cyclictest13928-21kworker/u16:2+events_unbound00:20:281
2219996357,4cyclictest28187-21kworker/u16:3+events_unbound21:40:181
2219996258,3cyclictest28187-21kworker/u16:3+events_unbound22:45:271
2219996258,3cyclictest13928-21kworker/u16:2+events_unbound23:40:261
2219996258,3cyclictest13928-21kworker/u16:2+events_unbound00:10:261
2219996257,3cyclictest13928-21kworker/u16:2+events_unbound22:50:161
2219996257,3cyclictest13928-21kworker/u16:2+events_unbound00:30:161
2219996256,4cyclictest13928-21kworker/u16:2+events_unbound20:15:181
2219996056,3cyclictest13928-21kworker/u16:2+events_unbound20:55:301
2219996056,3cyclictest13928-21kworker/u16:2+events_unbound20:30:251
2219995955,3cyclictest28187-21kworker/u16:3+events_unbound21:15:261
2219995955,3cyclictest28187-21kworker/u16:3+events_unbound21:15:251
2219995955,3cyclictest13928-21kworker/u16:2+events_unbound21:05:281
2219995954,3cyclictest28187-21kworker/u16:3+events_unbound22:05:161
2219995854,3cyclictest3191-21kworker/u16:1+events_unbound23:55:251
2219995753,3cyclictest13928-21kworker/u16:2+events_unbound23:25:251
2219995753,3cyclictest13928-21kworker/u16:2+events_unbound00:05:271
2219995653,2cyclictest28187-21kworker/u16:3+events_unbound20:00:281
2219995652,3cyclictest28187-21kworker/u16:3+events_unbound21:55:241
2219995651,4cyclictest28187-21kworker/u16:3+events_unbound21:35:261
2219995551,3cyclictest28187-21kworker/u16:3+events_unbound20:10:291
2219995551,3cyclictest28187-21kworker/u16:3+events_unbound20:05:021
2219995348,3cyclictest28187-21kworker/u16:3+events_unbound21:30:211
2219995248,3cyclictest28187-21kworker/u16:3+events_unbound20:45:281
2219995147,3cyclictest28187-21kworker/u16:3+events_unbound19:35:131
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional