You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-31 - 20:07
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Wed Dec 31, 2025 12:43:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
120650650,0irq/26-eth1-rx-0-21swapper/307:05:273
112750630,0irq/25-eth00-21swapper/107:05:271
1105424720,0sleep00-21swapper/007:09:240
112750460,0irq/25-eth00-21swapper/207:06:202
11173991514,0cyclictest0-21swapper/211:13:112
11174991413,0cyclictest0-21swapper/311:36:123
11174991413,0cyclictest0-21swapper/310:19:593
11174991411,0cyclictest3141-21sshd10:09:173
1117499140,0cyclictest0-21swapper/312:10:133
112750130,0irq/25-eth00-21swapper/110:38:211
1117499131,0cyclictest0-21swapper/310:30:163
1117499130,0cyclictest0-21swapper/309:13:053
1117299130,0cyclictest3072-21diskmemload10:17:541
1117199130,0cyclictest0-21swapper/012:27:100
1117199130,0cyclictest0-21swapper/010:30:190
112750120,0irq/25-eth00-21swapper/111:31:331
11174991211,0cyclictest24453-21sshd12:25:133
11174991211,0cyclictest0-21swapper/312:38:203
11174991211,0cyclictest0-21swapper/312:09:043
11174991211,0cyclictest0-21swapper/311:05:393
11174991210,0cyclictest20848-21sshd09:54:473
1117499120,0cyclictest0-21swapper/312:15:563
1117499120,0cyclictest0-21swapper/310:25:413
1117499120,0cyclictest0-21swapper/309:49:343
1117499120,0cyclictest0-21swapper/309:44:193
11173991211,0cyclictest27965-21sshd11:46:172
11173991211,0cyclictest12712-21sshd10:11:582
11173991211,0cyclictest0-21swapper/211:25:232
11173991211,0cyclictest0-21swapper/207:12:362
11173991210,0cyclictest0-21swapper/212:13:142
11173991210,0cyclictest0-21swapper/210:22:532
1117399120,0cyclictest0-21swapper/212:04:112
1117399120,0cyclictest0-21swapper/210:54:012
11172991210,0cyclictest0-21swapper/109:10:461
11172991210,0cyclictest0-21swapper/108:40:111
11171991211,0cyclictest9353-21sshd10:40:540
11171991211,0cyclictest0-21swapper/011:33:450
11171991211,0cyclictest0-21swapper/010:07:130
1117199120,0cyclictest0-21swapper/012:38:340
1117199120,0cyclictest0-21swapper/010:35:220
271110,0ktimersoftd/20-21swapper/211:40:502
191110,0ktimersoftd/10-21swapper/110:42:251
112750110,0irq/25-eth03072-21diskmemload10:18:390
112750110,0irq/25-eth00-21swapper/111:49:471
11174991111,0cyclictest19383-21sshd10:04:193
11174991111,0cyclictest0-21swapper/309:18:183
11174991110,0cyclictest8699-21chrt11:40:243
11174991110,0cyclictest3072-21diskmemload09:27:083
1117499110,0cyclictest12306-21cp11:51:253
1117499110,0cyclictest0-21swapper/311:55:503
1117499110,0cyclictest0-21swapper/311:31:323
11173991111,0cyclictest0-21swapper/208:00:212
11173991110,0cyclictest0-21swapper/212:34:582
11173991110,0cyclictest0-21swapper/211:33:312
11173991110,0cyclictest0-21swapper/210:40:262
11173991110,0cyclictest0-21swapper/210:01:452
11173991110,0cyclictest0-21swapper/209:21:392
1117399110,0cyclictest13361-21sshd09:52:132
1117399110,0cyclictest1081-21sshd12:17:532
1117399110,0cyclictest0-21swapper/211:55:212
1117399110,0cyclictest0-21swapper/211:37:422
1117399110,0cyclictest0-21swapper/210:30:182
1117399110,0cyclictest0-21swapper/209:09:482
1117399110,0cyclictest0-21swapper/208:52:312
1117399110,0cyclictest0-21swapper/208:32:102
11172991111,0cyclictest112750irq/25-eth010:07:131
11172991111,0cyclictest0-21swapper/111:57:061
11172991111,0cyclictest0-21swapper/111:21:261
11172991111,0cyclictest0-21swapper/111:19:001
11172991111,0cyclictest0-21swapper/110:59:081
11172991111,0cyclictest0-21swapper/109:47:271
11172991111,0cyclictest0-21swapper/109:37:421
11172991111,0cyclictest0-21swapper/109:33:241
11172991110,0cyclictest3072-21diskmemload12:24:171
11172991110,0cyclictest1522-21snmpd10:23:071
11172991110,0cyclictest0-21swapper/112:03:431
1117299110,0cyclictest3072-21diskmemload09:25:171
1117299110,0cyclictest0-21swapper/112:12:471
1117299110,0cyclictest0-21swapper/109:42:281
1117299110,0cyclictest0-21swapper/109:20:441
11171991111,0cyclictest0-21swapper/010:02:130
11171991111,0cyclictest0-21swapper/009:37:140
11171991111,0cyclictest0-21swapper/009:32:560
11171991111,0cyclictest0-21swapper/009:28:530
11171991110,0cyclictest0-21swapper/011:16:330
1117199110,0cyclictest0-21swapper/011:02:160
1117199110,0cyclictest0-21swapper/010:59:350
41100,0ktimersoftd/03072-21diskmemload11:40:330
41100,0ktimersoftd/00-21swapper/012:22:090
271100,0ktimersoftd/20-21swapper/209:48:442
1499100,0migration/023653-21fschecks_count11:45:130
112750100,0irq/25-eth00-21swapper/010:47:340
112750100,0irq/25-eth00-21swapper/007:40:130
112750100,0irq/25-eth00-21swapper/007:39:590
1117499109,0cyclictest13432-21sshd11:22:133
11174991010,0cyclictest22541-21sshd12:04:393
11174991010,0cyclictest0-21swapper/312:23:003
11174991010,0cyclictest0-21swapper/310:35:343
11174991010,0cyclictest0-21swapper/309:22:373
11174991010,0cyclictest0-21swapper/307:55:143
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional