You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-19 - 15:30
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Wed Nov 19, 2025 12:43:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
110050600,0irq/25-eth00-21swapper/307:05:333
117950590,0irq/26-eth1-rx-0-21swapper/107:05:111
9950520,0irq/24-0000:00:0-21swapper/007:05:440
117950410,0irq/26-eth1-rx-0-21swapper/207:08:042
27041991615,0cyclictest0-21swapper/211:57:052
27042991514,0cyclictest0-21swapper/309:32:353
27042991512,0cyclictest5868-21sshd11:43:373
27042991512,0cyclictest3025-21cut11:20:163
27039991514,0cyclictest0-21swapper/011:00:540
27039991511,0cyclictest8828-21sshd11:12:590
2703999150,0cyclictest0-21swapper/010:55:140
27042991413,0cyclictest19886-21sshd09:44:473
27042991413,0cyclictest0-21swapper/312:14:463
27042991411,0cyclictest0-21swapper/309:37:213
27041991413,0cyclictest0-21swapper/212:01:092
27041991413,0cyclictest0-21swapper/211:54:452
2704199140,0cyclictest0-21swapper/210:33:332
27040991413,0cyclictest26598-21rm11:56:491
27040991413,0cyclictest0-21swapper/110:12:441
2704099140,0cyclictest0-21swapper/112:35:591
2704099140,0cyclictest0-21swapper/109:40:191
110050140,0irq/25-eth07462-21bash12:20:240
110050140,0irq/25-eth00-21swapper/210:42:372
27042991312,0cyclictest0-21swapper/310:57:583
27042991312,0cyclictest0-21swapper/309:14:423
2704299130,0cyclictest0-21swapper/311:19:063
2704299130,0cyclictest0-21swapper/311:02:233
27041991312,0cyclictest9400-21sshd09:51:022
27041991312,0cyclictest0-21swapper/212:05:122
27041991312,0cyclictest0-21swapper/211:17:422
27041991312,0cyclictest0-21swapper/210:36:152
27041991312,0cyclictest0-21swapper/210:15:052
27041991312,0cyclictest0-21swapper/209:56:232
27041991312,0cyclictest0-21swapper/209:36:102
27041991311,0cyclictest0-21swapper/211:06:332
2704199130,0cyclictest5140-21sshd09:12:012
2704199130,0cyclictest19506-21bash10:03:492
2704199130,0cyclictest10671-21sshd10:47:442
2704199130,0cyclictest0-21swapper/209:40:182
27040991312,0cyclictest1453-21nfsd10:48:031
2704099130,0cyclictest0-21swapper/112:34:131
2704099130,0cyclictest0-21swapper/112:23:111
27039991312,0cyclictest0-21swapper/012:16:110
27039991312,0cyclictest0-21swapper/011:09:090
27039991312,0cyclictest0-21swapper/010:36:100
27039991311,0cyclictest0-21swapper/009:19:020
2703999130,0cyclictest0-21swapper/011:48:040
41120,0ktimersoftd/02736-21sshd12:12:410
271120,0ktimersoftd/20-21swapper/212:27:522
271120,0ktimersoftd/20-21swapper/212:27:512
27042991212,0cyclictest0-21swapper/311:33:243
27042991211,0cyclictest0-21swapper/312:15:483
27042991210,0cyclictest0-21swapper/310:38:343
27042991210,0cyclictest0-21swapper/309:23:043
27042991210,0cyclictest0-21swapper/309:23:043
2704299120,0cyclictest32356-21awk07:20:003
2704299120,0cyclictest0-21swapper/312:34:013
2704299120,0cyclictest0-21swapper/309:16:263
27041991211,0cyclictest3540-21sshd10:09:452
27041991211,0cyclictest23815-21sshd11:10:582
27041991211,0cyclictest0-21swapper/209:18:522
27041991210,0cyclictest0-21swapper/209:27:142
2704199120,0cyclictest18969-21diskmemload11:49:312
2704199120,0cyclictest0-21swapper/211:30:152
27040991212,0cyclictest0-21swapper/111:42:321
27040991211,0cyclictest859-21sshd09:27:331
27040991211,0cyclictest0-21swapper/111:52:461
27040991211,0cyclictest0-21swapper/111:19:121
27040991211,0cyclictest0-21swapper/109:31:441
27040991210,0cyclictest0-21swapper/110:58:021
27039991210,0cyclictest0-21swapper/010:26:040
27039991210,0cyclictest0-21swapper/009:31:000
2703999120,0cyclictest23653-21bash10:23:230
2703999120,0cyclictest0-21swapper/010:41:300
2703999120,0cyclictest0-21swapper/010:33:290
2703999120,0cyclictest0-21swapper/010:07:350
191120,0ktimersoftd/118461-21bash11:10:211
191120,0ktimersoftd/10-21swapper/109:20:211
191120,0ktimersoftd/10-21swapper/109:20:211
110050120,0irq/25-eth0836-21sshd11:43:020
110050120,0irq/25-eth02032-21bash12:01:173
110050120,0irq/25-eth00-21swapper/310:04:323
351110,0ktimersoftd/30-21swapper/310:30:423
271110,0ktimersoftd/20-21swapper/212:24:572
2704299119,0cyclictest0-21swapper/308:23:143
27042991111,0cyclictest0-21swapper/310:47:593
27042991111,0cyclictest0-21swapper/310:42:243
27042991111,0cyclictest0-21swapper/310:08:503
27042991111,0cyclictest0-21swapper/308:26:363
27042991110,0cyclictest31099-21bash10:53:333
2704299110,0cyclictest0-21swapper/311:11:133
2704299110,0cyclictest0-21swapper/311:06:553
27041991111,0cyclictest0-21swapper/211:41:382
27041991111,0cyclictest0-21swapper/210:26:072
27041991111,0cyclictest0-21swapper/210:23:272
27041991111,0cyclictest0-21swapper/210:12:262
27041991111,0cyclictest0-21swapper/208:05:132
27041991110,0cyclictest0-21swapper/210:53:182
27041991110,0cyclictest0-21swapper/209:00:312
27041991110,0cyclictest0-21swapper/208:29:092
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional