You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-18 - 00:01
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Wed Dec 17, 2025 12:43:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
112750650,0irq/25-eth00-21swapper/307:06:523
120650610,0irq/26-eth1-rx-0-21swapper/107:09:231
112750560,0irq/25-eth00-21swapper/207:09:202
120650460,0irq/26-eth1-rx-0-21swapper/007:06:540
41140,0ktimersoftd/00-21swapper/012:36:070
351140,0ktimersoftd/317351-21cut10:15:123
1237199140,0cyclictest0-21swapper/211:50:162
1237199130,0cyclictest13330-21sshd10:31:482
1237199130,0cyclictest0-21swapper/211:35:342
1236999130,0cyclictest0-21swapper/007:20:180
12372991212,0cyclictest0-21swapper/309:35:483
12372991211,0cyclictest0-21swapper/312:05:543
12372991211,0cyclictest0-21swapper/311:01:323
12372991210,0cyclictest0-21swapper/312:03:063
12372991210,0cyclictest0-21swapper/311:30:283
1237299120,0cyclictest0-21swapper/310:45:173
1237299120,0cyclictest0-21swapper/310:41:133
1237299120,0cyclictest0-21swapper/309:26:373
1237299120,0cyclictest0-21swapper/309:19:113
12371991212,0cyclictest0-21swapper/209:16:022
12371991211,0cyclictest0-21swapper/209:45:482
12371991211,0cyclictest0-21swapper/209:27:122
12371991210,0cyclictest31125-21sshd12:20:452
1237199120,0cyclictest0-21swapper/211:17:202
1237199120,0cyclictest0-21swapper/210:52:062
1237199120,0cyclictest0-21swapper/209:31:102
12370991211,0cyclictest0-21swapper/109:30:201
12370991210,0cyclictest0-21swapper/112:06:481
12370991210,0cyclictest0-21swapper/111:51:201
1237099120,0cyclictest0-21swapper/111:21:231
1237099120,0cyclictest0-21swapper/109:20:551
12369991212,0cyclictest0-21swapper/011:07:560
12369991210,0cyclictest0-21swapper/012:06:160
1236999120,0cyclictest0-21swapper/012:03:100
1236999120,0cyclictest0-21swapper/011:50:490
1236999120,0cyclictest0-21swapper/009:41:310
1236999120,0cyclictest0-21swapper/009:26:390
41110,0ktimersoftd/00-21swapper/012:33:550
351110,0ktimersoftd/30-21swapper/309:21:383
271110,0ktimersoftd/20-21swapper/209:14:112
191110,0ktimersoftd/10-21swapper/111:05:101
12372991111,0cyclictest0-21swapper/311:05:583
12372991110,0cyclictest0-21swapper/312:38:103
1237299110,0cyclictest0-21swapper/310:12:303
1237299110,0cyclictest0-21swapper/309:00:573
12371991111,0cyclictest0-21swapper/212:30:312
12371991111,0cyclictest0-21swapper/212:10:392
12371991111,0cyclictest0-21swapper/212:06:212
12371991111,0cyclictest0-21swapper/211:12:412
12371991111,0cyclictest0-21swapper/210:43:462
12371991110,0cyclictest0-21swapper/211:34:172
12371991110,0cyclictest0-21swapper/209:53:132
1237199110,0cyclictest0-21swapper/209:36:362
1237199110,0cyclictest0-21swapper/208:53:582
12370991111,0cyclictest0-21swapper/112:23:591
12370991111,0cyclictest0-21swapper/111:28:341
12370991111,0cyclictest0-21swapper/109:46:561
12370991111,0cyclictest0-21swapper/108:29:471
12370991111,0cyclictest0-21swapper/107:52:371
12370991110,0cyclictest4272-21diskmemload11:01:591
12370991110,0cyclictest0-21swapper/112:13:531
12370991110,0cyclictest0-21swapper/110:48:301
12370991110,0cyclictest0-21swapper/110:03:181
1237099110,0cyclictest9950irq/24-0000:00:10:08:591
1237099110,0cyclictest0-21swapper/108:40:561
1237099110,0cyclictest0-21swapper/108:06:061
1237099110,0cyclictest0-21swapper/108:02:571
1237099110,0cyclictest0-21swapper/107:49:161
1236999119,0cyclictest0-21swapper/011:13:390
1236999119,0cyclictest0-21swapper/009:58:070
12369991111,0cyclictest4272-21diskmemload11:21:540
12369991111,0cyclictest0-21swapper/011:31:390
12369991111,0cyclictest0-21swapper/010:39:230
12369991111,0cyclictest0-21swapper/009:45:150
12369991111,0cyclictest0-21swapper/009:37:490
12369991110,0cyclictest0-21swapper/011:04:350
12369991110,0cyclictest0-21swapper/007:30:150
1236999110,0cyclictest4272-21diskmemload10:07:320
1236999110,0cyclictest0-21swapper/012:28:130
1236999110,0cyclictest0-21swapper/011:43:490
1236999110,0cyclictest0-21swapper/011:15:570
41100,0ktimersoftd/00-21swapper/009:52:230
41100,0ktimersoftd/00-21swapper/008:45:190
271100,0ktimersoftd/20-21swapper/211:41:502
271100,0ktimersoftd/20-21swapper/210:25:392
191100,0ktimersoftd/14272-21diskmemload12:00:471
1237299109,0cyclictest0-21swapper/312:12:593
1237299109,0cyclictest0-21swapper/311:53:143
1237299109,0cyclictest0-21swapper/311:21:593
12372991010,0cyclictest0-21swapper/312:29:223
12372991010,0cyclictest0-21swapper/311:36:373
12372991010,0cyclictest0-21swapper/311:25:343
12372991010,0cyclictest0-21swapper/310:25:383
12372991010,0cyclictest0-21swapper/309:13:303
1237299100,0cyclictest0-21swapper/312:21:353
1237299100,0cyclictest0-21swapper/309:41:203
1237299100,0cyclictest0-21swapper/307:16:313
1237199109,0cyclictest15302-21sshd10:13:472
1237199109,0cyclictest0-21swapper/212:37:082
1237199109,0cyclictest0-21swapper/211:28:072
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional