You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-09-18 - 10:46
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack7slot0.osadl.org (updated Thu Sep 18, 2025 00:43:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
117950680,0irq/26-eth1-rx-0-21swapper/119:07:521
110050610,0irq/25-eth00-21swapper/319:05:463
110050600,0irq/25-eth00-21swapper/019:06:380
110050590,0irq/25-eth00-21swapper/219:05:582
2741299221,0cyclictest20210-21sshd23:48:010
27413991917,0cyclictest21455-21sshd23:41:401
2741499180,0cyclictest0-21swapper/221:30:082
2741399180,0cyclictest0-21swapper/121:23:121
27414991713,0cyclictest357-21bash22:41:282
27413991715,0cyclictest28091-21bash21:49:421
27414991613,0cyclictest0-21swapper/222:09:242
2741499160,0cyclictest0-21swapper/222:26:282
27413991614,0cyclictest9950irq/24-0000:00:22:11:021
27412991611,0cyclictest0-21swapper/000:01:380
27415991514,0cyclictest22735-21sshd23:06:023
2741599150,0cyclictest0-21swapper/321:52:033
27414991514,0cyclictest0-21swapper/222:47:232
27415991413,0cyclictest25377-21sshd21:30:063
27415991411,0cyclictest31265-21sshd22:28:233
27414991413,0cyclictest29012-21sshd22:34:432
27414991413,0cyclictest1452-21nfsd23:06:392
27414991412,0cyclictest0-21swapper/223:20:492
27414991411,0cyclictest27182-21sshd00:25:192
2741499140,0cyclictest24798-21sshd23:51:372
2741499140,0cyclictest0-21swapper/223:00:242
2741499140,0cyclictest0-21swapper/222:12:462
2741499140,0cyclictest0-21swapper/221:25:152
27413991411,0cyclictest0-21swapper/122:48:171
27413991411,0cyclictest0-21swapper/122:19:211
2741399141,0cyclictest0-21swapper/123:47:591
27412991412,0cyclictest0-21swapper/022:16:290
27412991412,0cyclictest0-21swapper/000:16:580
27412991411,0cyclictest0-21swapper/023:51:450
110050140,0irq/25-eth00-21swapper/121:29:381
351130,0ktimersoftd/30-21swapper/322:19:283
27415991313,0cyclictest22923-21sshd22:59:453
27415991312,0cyclictest0-21swapper/323:02:543
2741599130,0cyclictest17322-21sshd21:16:163
27414991312,0cyclictest27786-21sshd21:36:452
27414991312,0cyclictest15277-21bash00:20:122
27414991311,0cyclictest0-21swapper/219:58:082
27414991310,0cyclictest30266-21sshd21:56:162
27414991310,0cyclictest0-21swapper/223:12:152
2741499130,0cyclictest0-21swapper/222:57:152
2741499130,0cyclictest0-21swapper/220:55:152
27413991312,0cyclictest0-21swapper/122:34:281
27413991311,0cyclictest0-21swapper/100:12:021
2741399130,0cyclictest24916-21sshd23:55:051
2741399130,0cyclictest0-21swapper/123:27:261
27412991312,0cyclictest17621-21diskmemload23:38:510
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional