You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-30 - 01:12
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Sat Nov 29, 2025 12:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
110050610,0irq/25-eth00-21swapper/107:05:421
117950600,0irq/26-eth1-rx-0-21swapper/307:07:453
110050550,0irq/25-eth00-21swapper/207:07:242
9950490,0irq/24-0000:00:0-21swapper/007:05:310
4983991613,0cyclictest0-21swapper/011:11:340
498499152,0cyclictest18-21rcuc/110:10:391
4984991514,0cyclictest1452-21nfsd10:22:581
498499151,0cyclictest0-21swapper/112:39:491
498499150,0cyclictest0-21swapper/111:22:131
4986991411,0cyclictest29013-21sshd10:45:383
498699140,0cyclictest12355-21sshd10:08:353
4985991413,0cyclictest10705-21sshd11:30:172
4985991413,0cyclictest0-21swapper/209:24:072
498599140,0cyclictest0-21swapper/210:55:332
498599140,0cyclictest0-21swapper/210:32:402
4984991413,0cyclictest0-21swapper/109:15:291
498399141,0cyclictest0-21swapper/010:39:020
498399140,0cyclictest0-21swapper/012:25:200
498399140,0cyclictest0-21swapper/012:25:200
498399140,0cyclictest0-21swapper/010:11:370
110050140,0irq/25-eth00-21swapper/310:01:373
4986991312,0cyclictest0-21swapper/311:56:383
4986991311,0cyclictest0-21swapper/312:29:233
4986991311,0cyclictest0-21swapper/312:29:223
498699130,0cyclictest28455-21sshd09:13:173
4985991311,0cyclictest0-21swapper/211:59:132
498599130,0cyclictest19465-21sshd10:48:132
4984991311,0cyclictest0-21swapper/111:02:201
4984991310,0cyclictest0-21swapper/109:28:431
498499130,0cyclictest6759-21sshd11:08:311
498499130,0cyclictest15401-21sshd12:25:241
498499130,0cyclictest15401-21sshd12:25:231
498499130,0cyclictest0-21swapper/111:25:061
498499130,0cyclictest0-21swapper/111:18:431
498399132,0cyclictest11857-21sshd10:54:360
498399131,0cyclictest577-21sshd10:00:160
498399131,0cyclictest5092-21sshd11:51:050
498399130,0cyclictest29309-21diskmemload10:40:300
498399130,0cyclictest10468-21cp09:14:500
498399130,0cyclictest0-21swapper/009:19:090
110050130,0irq/25-eth028176-21sshd11:50:082
110050130,0irq/25-eth00-21swapper/110:44:281
4986991212,0cyclictest34-21rcuc/312:33:343
4986991212,0cyclictest12189-21sshd09:25:443
4986991212,0cyclictest0-21swapper/311:35:143
4986991211,0cyclictest1453-21nfsd09:17:353
4986991211,0cyclictest0-21swapper/311:01:263
4986991211,0cyclictest0-21swapper/310:31:493
4986991211,0cyclictest0-21swapper/310:28:343
4986991211,0cyclictest0-21swapper/310:15:413
4986991211,0cyclictest0-21swapper/309:57:543
4986991211,0cyclictest0-21swapper/309:37:553
4986991210,0cyclictest0-21swapper/311:13:453
4985991212,0cyclictest0-21swapper/209:57:142
4985991211,0cyclictest0-21swapper/212:36:162
4985991211,0cyclictest0-21swapper/210:40:202
4985991211,0cyclictest0-21swapper/210:04:052
4985991211,0cyclictest0-21swapper/209:39:552
498599120,0cyclictest29226-21sshd12:13:392
498599120,0cyclictest0-21swapper/211:35:302
498599120,0cyclictest0-21swapper/211:28:322
498599120,0cyclictest0-21swapper/211:09:022
4984991211,0cyclictest29309-21diskmemload11:30:561
4984991211,0cyclictest0-21swapper/109:45:401
4984991211,0cyclictest0-21swapper/109:23:361
4984991210,0cyclictest0-21swapper/110:55:021
4984991210,0cyclictest0-21swapper/110:32:441
498499120,0cyclictest31857-21sshd09:56:421
498499120,0cyclictest12205-21sshd10:01:281
498499120,0cyclictest0-21swapper/111:52:521
498499120,0cyclictest0-21swapper/110:35:581
498499120,0cyclictest0-21swapper/110:29:281
498499120,0cyclictest0-21swapper/109:30:481
498499120,0cyclictest0-21swapper/107:40:201
498399122,0cyclictest0-21swapper/011:16:200
498399122,0cyclictest0-21swapper/009:58:420
4983991211,0cyclictest0-21swapper/008:44:160
498399121,0cyclictest5486-21sshd10:46:400
498399121,0cyclictest22729-21diskstats12:35:150
4983991210,0cyclictest16293-21sshd10:26:360
498399120,0cyclictest448-21id11:32:420
498399120,0cyclictest29054-21cp11:21:390
498399120,0cyclictest25922-21bash09:49:120
498399120,0cyclictest0-21swapper/007:55:000
271120,0ktimersoftd/231303-21sshd11:14:422
110050120,0irq/25-eth00-21swapper/309:53:163
110050120,0irq/25-eth00-21swapper/012:21:290
110050120,0irq/25-eth00-21swapper/012:13:140
4986991111,0cyclictest1835-21sshd09:46:173
4986991111,0cyclictest0-21swapper/307:14:483
4986991110,0cyclictest0-21swapper/311:16:053
4986991110,0cyclictest0-21swapper/310:35:043
4986991110,0cyclictest0-21swapper/307:48:373
4986991110,0cyclictest0-21swapper/307:27:563
498699110,0cyclictest0-21swapper/307:42:553
498699110,0cyclictest0-21swapper/307:35:083
498599119,0cyclictest0-21swapper/211:02:512
4985991111,0cyclictest0-21swapper/209:46:112
4985991111,0cyclictest0-21swapper/209:42:012
4985991110,0cyclictest19510-21sshd10:23:292
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional