You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-05 - 10:40
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Sat Sep 05, 2026 00:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
112750680,0irq/25-eth00-21swapper/319:06:593
120650610,0irq/26-eth1-rx-0-21swapper/119:09:521
120650490,0irq/26-eth1-rx-0-21swapper/219:05:372
2830024820,0sleep00-21swapper/019:07:320
28566991714,0cyclictest0-21swapper/321:14:343
2856399160,0cyclictest0-21swapper/022:41:370
28566991511,0cyclictest0-21swapper/300:19:453
2856499150,0cyclictest0-21swapper/122:45:201
28566991413,0cyclictest0-21swapper/323:40:223
28566991413,0cyclictest0-21swapper/322:36:293
28566991413,0cyclictest0-21swapper/321:52:053
28566991411,0cyclictest8552-21sshd22:14:183
2856699140,0cyclictest0-21swapper/321:38:313
2856599140,0cyclictest20480-21diskmemload00:02:072
2856599140,0cyclictest0-21swapper/220:40:142
2856499140,0cyclictest0-21swapper/123:35:131
2856499140,0cyclictest0-21swapper/120:50:111
2856499140,0cyclictest0-21swapper/120:15:121
2856399140,0cyclictest5261-21sshd23:57:000
112750140,0irq/25-eth028385-21sshd21:32:353
28566991312,0cyclictest0-21swapper/322:21:513
28566991311,0cyclictest0-21swapper/323:50:083
28566991311,0cyclictest0-21swapper/322:25:413
2856699130,0cyclictest28247-21sshd22:56:553
2856699130,0cyclictest0-21swapper/322:04:393
28565991312,0cyclictest32626-21bash23:23:182
28565991312,0cyclictest0-21swapper/223:12:512
28565991312,0cyclictest0-21swapper/200:26:382
2856599130,0cyclictest14031-21sshd22:25:482
2856599130,0cyclictest0-21swapper/222:44:302
2856599130,0cyclictest0-21swapper/220:50:182
2856599130,0cyclictest0-21swapper/200:09:292
2856499130,0cyclictest0-21swapper/122:30:101
2856499130,0cyclictest0-21swapper/121:35:271
2856499130,0cyclictest0-21swapper/121:27:331
28563991312,0cyclictest3318-21sshd22:20:560
28563991312,0cyclictest0-21swapper/022:49:240
28563991311,0cyclictest26456-21sshd21:21:280
2856399130,0cyclictest20480-21diskmemload22:02:420
112750130,0irq/25-eth023713-21sshd00:21:233
112750130,0irq/25-eth00-21swapper/323:03:333
28566991212,0cyclictest9950irq/24-0000:00:23:05:383
28566991211,0cyclictest16863-21sshd21:56:453
28566991211,0cyclictest0-21swapper/322:17:533
28566991211,0cyclictest0-21swapper/300:32:253
28566991211,0cyclictest0-21swapper/300:04:113
2856699121,0cyclictest0-21swapper/320:55:163
28566991210,0cyclictest0-21swapper/323:18:183
2856699120,0cyclictest29656-21sshd23:59:533
2856699120,0cyclictest0-21swapper/322:47:103
2856699120,0cyclictest0-21swapper/322:33:353
28565991211,0cyclictest534-21bash23:19:422
28565991211,0cyclictest29420-21sshd21:18:112
28565991211,0cyclictest0-21swapper/223:32:292
28565991211,0cyclictest0-21swapper/222:56:142
28565991210,0cyclictest5358-21id21:26:192
2856599120,0cyclictest8816-21sshd00:19:452
2856599120,0cyclictest21740-21cp23:25:382
2856599120,0cyclictest0-21swapper/223:09:572
2856599120,0cyclictest0-21swapper/222:37:392
2856599120,0cyclictest0-21swapper/200:38:292
2856499129,0cyclictest1357-21sshd21:51:221
28564991212,0cyclictest0-21swapper/122:37:011
28564991211,0cyclictest29711-21irqstats22:20:171
28564991211,0cyclictest0-21swapper/123:46:081
28564991211,0cyclictest0-21swapper/123:18:011
28564991211,0cyclictest0-21swapper/122:51:181
28564991211,0cyclictest0-21swapper/121:49:031
2856499120,0cyclictest0-21swapper/122:08:461
28563991212,0cyclictest0-21swapper/021:43:240
28563991211,0cyclictest1522-21snmpd21:57:420
28563991211,0cyclictest11102-21latency_hist00:20:000
28563991211,0cyclictest0-21swapper/023:38:180
28563991211,0cyclictest0-21swapper/000:30:480
28563991210,0cyclictest0-21swapper/021:48:380
28563991210,0cyclictest0-21swapper/021:16:550
2856399120,0cyclictest2599-21sshd23:53:040
2856399120,0cyclictest0-21swapper/023:18:540
2856399120,0cyclictest0-21swapper/022:26:520
2856399120,0cyclictest0-21swapper/021:33:590
2856399120,0cyclictest0-21swapper/021:26:060
2856399120,0cyclictest0-21swapper/020:00:220
112750120,0irq/25-eth00-21swapper/323:28:523
9950110,0irq/24-0000:00:3399migration/322:43:263
41110,0ktimersoftd/00-21swapper/000:25:290
28566991111,0cyclictest0-21swapper/323:24:493
28566991111,0cyclictest0-21swapper/321:19:353
28566991110,0cyclictest9052-21sshd00:38:143
28566991110,0cyclictest24747-21cp22:08:463
28566991110,0cyclictest14976-21sshd23:39:453
28566991110,0cyclictest0-21swapper/321:46:533
28566991110,0cyclictest0-21swapper/321:22:013
28566991110,0cyclictest0-21swapper/320:13:563
2856699110,0cyclictest0-21swapper/320:50:203
28565991111,0cyclictest8451-21sshd00:34:312
28565991111,0cyclictest0-21swapper/223:03:052
28565991111,0cyclictest0-21swapper/221:50:562
28565991111,0cyclictest0-21swapper/221:49:412
28565991110,0cyclictest27703-21sshd23:59:402
28565991110,0cyclictest0-21swapper/222:33:422
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional