You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-17 - 00:11
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Wed Sep 16, 2026 12:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
112750610,0irq/25-eth00-21swapper/307:05:283
120650600,0irq/26-eth1-rx-0-21swapper/107:09:301
2511424524,0sleep20-21swapper/207:05:062
120650440,0irq/26-eth1-rx-0-21swapper/007:06:020
41180,0ktimersoftd/013574-21bash10:17:010
351180,0ktimersoftd/313573-21cp10:17:013
2728199170,0cyclictest19189-21diskmemload10:55:150
27281991612,0cyclictest19390-21bash10:44:080
112750160,0irq/25-eth00-21swapper/310:46:073
112750160,0irq/25-eth00-21swapper/310:32:043
2728499150,0cyclictest0-21swapper/310:27:403
27281991514,0cyclictest0-21swapper/009:18:520
27281991514,0cyclictest0-21swapper/009:18:510
27281991511,0cyclictest18623-21bash11:33:020
27281991510,0cyclictest0-21swapper/011:35:560
2728499140,0cyclictest0-21swapper/310:58:273
27283991413,0cyclictest0-21swapper/209:48:272
27282991413,0cyclictest11485-21bash10:50:381
191140,0ktimersoftd/120227-21sshd12:29:501
351130,0ktimersoftd/311357-21kworker/3:112:36:083
27284991313,0cyclictest0-21swapper/309:28:033
27284991312,0cyclictest0-21swapper/311:24:493
27284991312,0cyclictest0-21swapper/310:07:543
27284991311,0cyclictest31220-21df_inode08:25:133
27284991311,0cyclictest0-21swapper/310:01:523
2728499130,0cyclictest4285-21bash12:16:303
2728499130,0cyclictest4285-21bash12:16:303
27283991312,0cyclictest6687-21sshd09:15:552
27283991312,0cyclictest6687-21sshd09:15:542
27283991312,0cyclictest0-21swapper/211:24:172
27283991310,0cyclictest6284-21sshd12:05:242
27283991310,0cyclictest6284-21sshd12:05:242
27282991312,0cyclictest0-21swapper/110:32:301
27282991312,0cyclictest0-21swapper/109:48:281
2728299130,0cyclictest31644-21bash09:33:571
2728299130,0cyclictest0-21swapper/111:58:211
2728299130,0cyclictest0-21swapper/109:55:331
27281991311,0cyclictest0-21swapper/011:44:520
27281991311,0cyclictest0-21swapper/010:11:420
2728199130,0cyclictest0-21swapper/009:39:470
27284991211,0cyclictest0-21swapper/312:04:383
27284991211,0cyclictest0-21swapper/311:53:023
27284991211,0cyclictest0-21swapper/311:30:373
27284991210,0cyclictest0-21swapper/310:36:223
27284991210,0cyclictest0-21swapper/310:21:503
27284991210,0cyclictest0-21swapper/309:55:423
27284991210,0cyclictest0-21swapper/307:35:163
2728499120,0cyclictest26524-21sshd11:41:253
2728499120,0cyclictest0-21swapper/309:40:223
2728499120,0cyclictest0-21swapper/309:19:413
2728499120,0cyclictest0-21swapper/309:19:413
2728499120,0cyclictest0-21swapper/309:12:093
27283991211,0cyclictest19189-21diskmemload09:31:492
27283991211,0cyclictest0-21swapper/212:26:112
27283991211,0cyclictest0-21swapper/211:48:472
2728399120,0cyclictest0-21swapper/211:58:332
27282991212,0cyclictest0-21swapper/109:42:051
27282991212,0cyclictest0-21swapper/107:58:071
27282991211,0cyclictest13772-21sshd09:54:311
27282991211,0cyclictest0-21swapper/110:02:461
27282991210,0cyclictest0-21swapper/111:48:361
2728299120,0cyclictest19189-21diskmemload10:15:051
2728299120,0cyclictest0-21swapper/112:37:511
2728299120,0cyclictest0-21swapper/111:38:501
2728299120,0cyclictest0-21swapper/111:18:161
2728299120,0cyclictest0-21swapper/110:26:421
2728299120,0cyclictest0-21swapper/108:12:451
27281991212,0cyclictest0-21swapper/012:30:460
27281991211,0cyclictest24224-21bash11:03:310
27281991211,0cyclictest0-21swapper/009:44:450
2728199120,0cyclictest3524-21sshd11:12:280
2728199120,0cyclictest28287-21sshd12:00:270
2728199120,0cyclictest16228-21id09:47:120
2728199120,0cyclictest0-21swapper/012:08:210
2728199120,0cyclictest0-21swapper/012:08:210
2728199120,0cyclictest0-21swapper/010:37:160
112750120,0irq/25-eth027949-21sshd11:34:082
112750120,0irq/25-eth00-21swapper/311:35:573
112750120,0irq/25-eth00-21swapper/209:52:302
112750120,0irq/25-eth00-21swapper/209:21:512
41110,0ktimersoftd/016082-21rm11:55:170
27284991111,0cyclictest0-21swapper/312:32:533
27284991111,0cyclictest0-21swapper/311:58:513
27284991111,0cyclictest0-21swapper/311:47:143
27284991111,0cyclictest0-21swapper/311:27:433
27284991110,0cyclictest0-21swapper/311:01:213
2728499110,0cyclictest16806-21sshd11:06:213
2728499110,0cyclictest0-21swapper/308:34:303
2728399119,0cyclictest0-21swapper/209:05:002
27283991111,0cyclictest0-21swapper/212:13:172
27283991111,0cyclictest0-21swapper/211:35:052
27283991111,0cyclictest0-21swapper/210:03:472
27283991110,0cyclictest0-21swapper/211:51:402
27283991110,0cyclictest0-21swapper/211:14:312
27283991110,0cyclictest0-21swapper/210:53:442
27283991110,0cyclictest0-21swapper/210:12:572
2728399110,0cyclictest19189-21diskmemload10:15:032
2728399110,0cyclictest0-21swapper/212:18:182
2728399110,0cyclictest0-21swapper/212:18:182
2728399110,0cyclictest0-21swapper/208:42:552
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional