You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-18 - 10:05
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Mon May 18, 2026 00:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
112750650,0irq/25-eth00-21swapper/119:05:301
120650630,0irq/26-eth1-rx-0-21swapper/319:05:303
112750550,0irq/25-eth00-21swapper/219:07:112
2975524821,0sleep00-21swapper/019:08:340
2993899221,0cyclictest404-21sshd21:35:590
29940991615,0cyclictest0-21swapper/221:56:552
2994099160,0cyclictest0-21swapper/219:25:172
29938991514,0cyclictest0-21swapper/022:38:230
2993899150,0cyclictest0-21swapper/021:40:230
191150,0ktimersoftd/10-21swapper/100:06:151
112750150,0irq/25-eth00-21swapper/122:28:401
2994099140,0cyclictest0-21swapper/223:39:022
2994099140,0cyclictest0-21swapper/221:40:152
2994099140,0cyclictest0-21swapper/200:00:452
29939991412,0cyclictest0-21swapper/123:27:341
29938991413,0cyclictest336-21bash00:19:060
2993899140,0cyclictest0-21swapper/000:26:530
9950130,0irq/24-0000:00:21858-21diskmemload23:45:460
29941991312,0cyclictest0-21swapper/322:51:433
29941991312,0cyclictest0-21swapper/321:40:093
29941991312,0cyclictest0-21swapper/321:25:033
2994199130,0cyclictest0-21swapper/323:01:503
2994199130,0cyclictest0-21swapper/321:12:593
2994199130,0cyclictest0-21swapper/319:25:153
2994199130,0cyclictest0-21swapper/300:33:573
2994199130,0cyclictest0-21swapper/300:23:033
2994199130,0cyclictest0-21swapper/300:17:063
29940991312,0cyclictest0-21swapper/200:12:512
2994099130,0cyclictest10001-21sshd21:37:322
29939991313,0cyclictest112750irq/25-eth022:16:001
29939991312,0cyclictest0-21swapper/121:42:531
29939991312,0cyclictest0-21swapper/100:22:021
29939991310,0cyclictest25009-21bash21:54:451
2993999130,0cyclictest25634-21sshd21:20:141
2993999130,0cyclictest14862-21sshd00:11:151
29938991312,0cyclictest0-21swapper/022:31:180
2993899130,0cyclictest0-21swapper/022:24:130
2993899130,0cyclictest0-21swapper/021:54:080
112750130,0irq/25-eth028406-21bash22:29:460
41120,0ktimersoftd/00-21swapper/019:50:170
29941991211,0cyclictest21628-21sshd23:57:283
29941991211,0cyclictest0-21swapper/322:30:273
2994199120,0cyclictest27055-21sshd21:55:023
2994199120,0cyclictest0-21swapper/323:47:223
2994199120,0cyclictest0-21swapper/323:24:363
2994199120,0cyclictest0-21swapper/322:37:333
2994199120,0cyclictest0-21swapper/321:35:383
2994199120,0cyclictest0-21swapper/321:32:373
2994199120,0cyclictest0-21swapper/300:39:593
2994199120,0cyclictest0-21swapper/300:00:293
29940991211,0cyclictest0-21swapper/222:58:362
29940991211,0cyclictest0-21swapper/222:27:012
29940991210,0cyclictest6312-21sshd21:46:492
29940991210,0cyclictest0-21swapper/223:46:072
29940991210,0cyclictest0-21swapper/222:52:482
29940991210,0cyclictest0-21swapper/222:22:422
29940991210,0cyclictest0-21swapper/222:06:472
2994099120,0cyclictest2866-21sshd23:54:432
2994099120,0cyclictest21388-21sshd22:04:012
2994099120,0cyclictest0-21swapper/223:04:252
29939991211,0cyclictest7952-21sshd23:40:271
29939991211,0cyclictest0-21swapper/122:43:041
29939991210,0cyclictest0-21swapper/122:51:401
29939991210,0cyclictest0-21swapper/121:57:311
2993999120,0cyclictest0-21swapper/122:47:211
29938991211,0cyclictest0-21swapper/023:02:540
29938991211,0cyclictest0-21swapper/021:49:490
2993899120,0cyclictest0-21swapper/022:06:470
2993899120,0cyclictest0-21swapper/021:59:410
191120,0ktimersoftd/10-21swapper/122:02:391
112750120,0irq/25-eth031662-21sshd00:38:500
112750120,0irq/25-eth00-21swapper/023:26:390
2994199119,0cyclictest0-21swapper/319:20:313
29941991111,0cyclictest0-21swapper/322:27:413
29941991111,0cyclictest0-21swapper/322:24:533
29941991111,0cyclictest0-21swapper/321:23:333
29941991111,0cyclictest0-21swapper/320:34:533
29941991110,0cyclictest0-21swapper/322:14:473
2994199110,0cyclictest0-21swapper/322:44:383
2994199110,0cyclictest0-21swapper/322:00:373
2994199110,0cyclictest0-21swapper/320:55:483
2994199110,0cyclictest0-21swapper/320:36:513
2994199110,0cyclictest0-21swapper/319:53:033
2994199110,0cyclictest0-21swapper/319:15:393
2994099116,0cyclictest0-21swapper/223:59:412
29940991111,0cyclictest0-21swapper/223:17:192
29940991111,0cyclictest0-21swapper/222:15:242
29940991111,0cyclictest0-21swapper/219:20:142
29940991110,0cyclictest32090-21bash21:11:242
29940991110,0cyclictest21858-21diskmemload23:41:492
29940991110,0cyclictest0-21swapper/223:27:252
29940991110,0cyclictest0-21swapper/221:51:212
29940991110,0cyclictest0-21swapper/220:03:532
29940991110,0cyclictest0-21swapper/200:34:272
29940991110,0cyclictest0-21swapper/200:20:372
2994099110,0cyclictest0-21swapper/222:35:372
29939991111,0cyclictest0-21swapper/122:21:481
29939991111,0cyclictest0-21swapper/121:18:431
29939991110,0cyclictest28010-21sshd21:10:431
29939991110,0cyclictest0-21swapper/123:31:521
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional