You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-26 - 10:26
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Thu Mar 26, 2026 00:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
120650590,0irq/26-eth1-rx-0-21swapper/119:06:581
112750590,0irq/25-eth00-21swapper/319:05:223
112750530,0irq/25-eth00-21swapper/219:08:242
1295124520,0sleep00-21swapper/019:08:080
1317499211,0cyclictest27837-21sshd22:51:070
1317799190,0cyclictest0-21swapper/300:25:163
1317799150,0cyclictest0-21swapper/323:02:273
13175991512,0cyclictest0-21swapper/122:37:361
1317499150,0cyclictest22001-21sshd22:20:190
9950140,0irq/24-0000:00:15764-21sshd22:58:110
13177991411,0cyclictest6170-21bash21:56:553
1317799140,0cyclictest0-21swapper/320:10:143
1317799140,0cyclictest0-21swapper/300:17:363
1317799140,0cyclictest0-21swapper/300:08:393
13176991411,0cyclictest11143-21sshd22:31:472
13175991413,0cyclictest0-21swapper/121:43:081
13177991312,0cyclictest22798-21sshd22:54:543
13177991312,0cyclictest0-21swapper/321:46:273
1317799130,0cyclictest0-21swapper/322:15:173
13176991312,0cyclictest27948-21bash23:42:332
13176991312,0cyclictest20219-21bash22:24:312
13176991312,0cyclictest16085-21sshd23:10:562
13176991312,0cyclictest0-21swapper/200:03:342
13176991311,0cyclictest0-21swapper/223:45:482
13176991311,0cyclictest0-21swapper/223:03:102
1317699130,0cyclictest0-21swapper/223:33:012
1317699130,0cyclictest0-21swapper/221:25:222
1317599133,0cyclictest0-21swapper/120:40:141
13175991312,0cyclictest0-21swapper/122:57:421
13175991312,0cyclictest0-21swapper/122:47:211
13175991312,0cyclictest0-21swapper/121:50:131
13175991310,0cyclictest0-21swapper/121:12:271
1317599130,0cyclictest0-21swapper/123:41:231
13174991313,0cyclictest5100-21diskmemload21:36:120
13174991312,0cyclictest5100-21diskmemload22:32:470
13174991312,0cyclictest11203-21sshd22:49:020
13174991312,0cyclictest0-21swapper/023:04:080
13174991312,0cyclictest0-21swapper/000:13:160
13174991311,0cyclictest0-21swapper/022:03:580
13174991311,0cyclictest0-21swapper/000:15:140
112750130,0irq/25-eth00-21swapper/021:21:400
112750130,0irq/25-eth00-21swapper/021:21:390
271120,0ktimersoftd/29357-21bash22:01:362
13177991211,0cyclictest28248-21sshd23:16:523
13177991211,0cyclictest21057-21sshd21:41:493
13177991211,0cyclictest0-21swapper/323:58:543
13177991211,0cyclictest0-21swapper/322:04:293
13177991211,0cyclictest0-21swapper/321:22:113
13177991211,0cyclictest0-21swapper/321:22:113
13177991210,0cyclictest0-21swapper/323:25:343
13177991210,0cyclictest0-21swapper/323:06:583
13177991210,0cyclictest0-21swapper/322:36:183
13177991210,0cyclictest0-21swapper/300:23:183
1317799120,0cyclictest0-21swapper/323:46:063
1317799120,0cyclictest0-21swapper/321:30:473
1317799120,0cyclictest0-21swapper/319:33:273
13176991211,0cyclictest5100-21diskmemload23:52:182
13176991211,0cyclictest5100-21diskmemload00:17:312
13176991211,0cyclictest0-21swapper/221:56:562
13176991211,0cyclictest0-21swapper/221:34:592
13176991211,0cyclictest0-21swapper/221:19:462
13176991210,0cyclictest16740-21bash23:28:162
13176991210,0cyclictest0-21swapper/223:21:592
13176991210,0cyclictest0-21swapper/221:48:552
1317699120,0cyclictest3600-21sshd23:09:262
1317699120,0cyclictest0-21swapper/222:54:062
1317699120,0cyclictest0-21swapper/221:21:582
1317699120,0cyclictest0-21swapper/221:21:582
1317699120,0cyclictest0-21swapper/219:45:202
1317699120,0cyclictest0-21swapper/200:31:062
13175991211,0cyclictest1479-21nfsd22:53:101
13175991211,0cyclictest0-21swapper/123:38:071
13175991211,0cyclictest0-21swapper/121:36:151
13175991211,0cyclictest0-21swapper/120:11:001
13175991211,0cyclictest0-21swapper/100:20:411
13175991211,0cyclictest0-21swapper/100:00:391
13175991210,0cyclictest0-21swapper/123:17:481
13175991210,0cyclictest0-21swapper/122:05:331
13175991210,0cyclictest0-21swapper/100:31:271
1317599120,0cyclictest0-21swapper/120:02:521
13174991211,0cyclictest5100-21diskmemload23:11:550
13174991211,0cyclictest5100-21diskmemload22:10:140
13174991211,0cyclictest0-21swapper/023:55:020
13174991211,0cyclictest0-21swapper/021:43:040
13174991210,0cyclictest0-21swapper/023:51:460
13174991210,0cyclictest0-21swapper/023:42:010
13174991210,0cyclictest0-21swapper/000:09:470
1317499120,0cyclictest17405-21sshd21:45:290
1317499120,0cyclictest0-21swapper/023:27:430
1317499120,0cyclictest0-21swapper/022:27:470
1317499120,0cyclictest0-21swapper/020:55:160
1317499120,0cyclictest0-21swapper/000:34:450
112750120,0irq/25-eth06185-21sshd21:27:050
112750120,0irq/25-eth023629-21sshd22:46:183
112750120,0irq/25-eth00-21swapper/323:50:463
112750120,0irq/25-eth00-21swapper/123:28:011
271110,0ktimersoftd/216167-21sshd21:54:032
13177991111,0cyclictest0-21swapper/323:38:063
13177991110,0cyclictest7612-21sshd23:44:123
13177991110,0cyclictest2527-21sshd22:09:203
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional