You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-07 - 20:13
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Sun Dec 07, 2025 12:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
117950660,0irq/26-eth1-rx-0-21swapper/107:08:001
110050600,0irq/25-eth00-21swapper/307:08:553
110050560,0irq/25-eth00-21swapper/207:08:072
117950410,0irq/26-eth1-rx-0-21swapper/007:05:270
245599171,0cyclictest0-21swapper/111:57:391
2456991615,0cyclictest0-21swapper/209:54:072
2455991612,0cyclictest0-21swapper/110:40:311
245499161,0cyclictest7297-21needreboot10:25:250
245499160,0cyclictest0-21swapper/009:40:100
110050160,0irq/25-eth018793-21bash09:34:121
245799150,0cyclictest0-21swapper/309:40:133
245699151,0cyclictest0-21swapper/210:38:362
2455991512,0cyclictest12388-21sshd12:00:131
191150,0ktimersoftd/10-21swapper/112:39:081
271140,0ktimersoftd/20-21swapper/212:38:582
2457991413,0cyclictest6450-21sshd09:57:403
2457991413,0cyclictest0-21swapper/308:15:133
245799140,0cyclictest0-21swapper/309:35:143
245799140,0cyclictest0-21swapper/309:10:593
2455991414,0cyclictest12196-21bash09:51:111
2454991413,0cyclictest0-21swapper/012:21:340
110050140,0irq/25-eth026786-21diskmemload12:06:431
2457991312,0cyclictest26786-21diskmemload11:17:293
2457991312,0cyclictest26008-21sshd12:33:273
2457991312,0cyclictest18138-21cp10:26:363
2457991312,0cyclictest14275-21sshd11:30:163
2457991312,0cyclictest0-21swapper/311:51:383
2457991311,0cyclictest0-21swapper/311:10:243
2456991312,0cyclictest26786-21diskmemload10:55:282
2456991312,0cyclictest0-21swapper/212:06:392
2456991312,0cyclictest0-21swapper/211:36:142
245699130,0cyclictest26786-21diskmemload10:15:222
245699130,0cyclictest0-21swapper/209:13:132
245599130,0cyclictest0-21swapper/112:21:421
245599130,0cyclictest0-21swapper/110:36:131
2454991312,0cyclictest7370-21id12:19:300
2454991312,0cyclictest0-21swapper/010:30:520
2454991312,0cyclictest0-21swapper/009:13:090
2454991311,0cyclictest0-21swapper/009:56:090
2454991310,0cyclictest24218-21bash10:59:480
110050130,0irq/25-eth00-21swapper/011:02:420
41120,0ktimersoftd/04377-21sshd10:00:490
41120,0ktimersoftd/015814-21sshd11:05:490
2457991212,0cyclictest0-21swapper/311:20:033
2457991211,0cyclictest22080-21sshd11:44:473
2457991211,0cyclictest16878-21sshd10:44:223
2457991211,0cyclictest0-21swapper/312:00:343
2457991211,0cyclictest0-21swapper/310:16:513
2457991210,0cyclictest0-21swapper/312:16:503
245799120,0cyclictest0-21swapper/311:25:093
245799120,0cyclictest0-21swapper/310:10:483
245799120,0cyclictest0-21swapper/309:30:233
245699122,0cyclictest0-21swapper/210:03:372
2456991211,0cyclictest9950irq/24-0000:00:12:18:162
2456991211,0cyclictest0-21swapper/211:27:232
2456991211,0cyclictest0-21swapper/209:40:462
2456991210,0cyclictest0-21swapper/212:11:122
245699120,0cyclictest0-21swapper/209:48:532
245699120,0cyclictest0-21swapper/209:31:282
2455991212,0cyclictest18-21rcuc/111:31:171
2455991212,0cyclictest110050irq/25-eth011:17:551
2455991211,0cyclictest0-21swapper/112:11:571
2455991210,0cyclictest0-21swapper/111:50:411
2455991210,0cyclictest0-21swapper/111:20:301
245599120,0cyclictest0-21swapper/112:17:031
245599120,0cyclictest0-21swapper/110:59:411
245599120,0cyclictest0-21swapper/110:13:341
245599120,0cyclictest0-21swapper/109:58:071
2454991211,0cyclictest0-21swapper/011:53:070
2454991211,0cyclictest0-21swapper/010:39:280
2454991210,0cyclictest8829-21sshd11:56:220
2454991210,0cyclictest0-21swapper/012:07:170
245499120,0cyclictest23404-21bash10:06:220
245499120,0cyclictest20802-21sshd10:52:010
245499120,0cyclictest0-21swapper/012:34:280
245499120,0cyclictest0-21swapper/012:02:040
245499120,0cyclictest0-21swapper/011:42:320
245499120,0cyclictest0-21swapper/008:15:140
110050120,0irq/25-eth00-21swapper/309:15:583
110050120,0irq/25-eth00-21swapper/111:09:201
110050120,0irq/25-eth00-21swapper/010:18:260
9950110,0irq/24-0000:00:0-21swapper/311:09:073
41110,0ktimersoftd/027776-21sshd09:45:570
41110,0ktimersoftd/00-21swapper/012:29:570
41110,0ktimersoftd/00-21swapper/010:42:320
351110,0ktimersoftd/39195-21sshd10:47:103
271110,0ktimersoftd/20-21swapper/208:07:152
2457991111,0cyclictest0-21swapper/312:22:193
2457991111,0cyclictest0-21swapper/310:58:063
2457991111,0cyclictest0-21swapper/310:31:303
2457991110,0cyclictest0-21swapper/312:14:183
245799110,0cyclictest110050irq/25-eth010:35:473
2456991111,0cyclictest0-21swapper/211:12:032
2456991111,0cyclictest0-21swapper/211:03:142
2456991110,0cyclictest0-21swapper/212:30:212
2456991110,0cyclictest0-21swapper/210:47:472
2456991110,0cyclictest0-21swapper/210:42:542
2456991110,0cyclictest0-21swapper/209:39:352
245699110,0cyclictest8487-21bash11:49:562
245699110,0cyclictest0-21swapper/212:02:002
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional