You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-10 - 17:53
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Sun May 10, 2026 12:43:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
112750660,0irq/25-eth00-21swapper/307:05:173
120650580,0irq/26-eth1-rx-0-21swapper/107:06:541
112750570,0irq/25-eth00-21swapper/207:08:072
112750400,0irq/25-eth00-21swapper/007:06:570
582099160,0cyclictest0-21swapper/310:40:163
581999160,0cyclictest0-21swapper/210:00:182
112750160,0irq/25-eth00-21swapper/312:13:413
582099150,0cyclictest7827-21sshd11:15:123
5819991513,0cyclictest0-21swapper/211:48:342
581799150,0cyclictest0-21swapper/010:00:220
5820991413,0cyclictest17213-21sshd11:55:203
5820991413,0cyclictest0-21swapper/312:08:293
5820991413,0cyclictest0-21swapper/310:11:353
5820991413,0cyclictest0-21swapper/309:55:553
582099140,0cyclictest0-21swapper/312:20:053
582099140,0cyclictest0-21swapper/309:35:213
5819991413,0cyclictest0-21swapper/212:04:012
5819991413,0cyclictest0-21swapper/210:11:482
5819991411,0cyclictest0-21swapper/212:27:292
581999140,0cyclictest0-21swapper/212:10:152
581999140,0cyclictest0-21swapper/209:20:142
581899140,0cyclictest0-21swapper/110:00:111
5817991411,0cyclictest0-21swapper/009:39:240
112750140,0irq/25-eth00-21swapper/109:21:591
5820991312,0cyclictest0-21swapper/311:47:263
5820991312,0cyclictest0-21swapper/310:29:023
5820991311,0cyclictest0-21swapper/311:00:583
5820991311,0cyclictest0-21swapper/311:00:583
582099130,0cyclictest0-21swapper/309:19:553
5819991312,0cyclictest28491-21sshd09:35:052
5819991312,0cyclictest0-21swapper/211:55:122
5819991311,0cyclictest0-21swapper/209:17:542
581999130,0cyclictest0-21swapper/210:40:122
5818991312,0cyclictest0-21swapper/112:32:361
5818991312,0cyclictest0-21swapper/110:45:301
5818991312,0cyclictest0-21swapper/109:25:131
5818991312,0cyclictest0-21swapper/109:18:091
5818991311,0cyclictest30130-21diskmemload10:34:561
5818991311,0cyclictest0-21swapper/111:59:021
581899130,0cyclictest0-21swapper/110:52:421
581899130,0cyclictest0-21swapper/110:52:421
581899130,0cyclictest0-21swapper/108:05:201
581799130,0cyclictest12116-21sshd12:03:260
581799130,0cyclictest0-21swapper/010:54:540
581799130,0cyclictest0-21swapper/010:54:540
271130,0ktimersoftd/20-21swapper/210:52:552
271130,0ktimersoftd/20-21swapper/210:52:552
5820991211,0cyclictest28168-21sshd12:01:093
5820991211,0cyclictest27472-21sshd10:56:063
5820991211,0cyclictest18358-21sshd11:12:143
5820991211,0cyclictest15978-21id12:30:023
5820991211,0cyclictest0-21swapper/309:22:413
5820991210,0cyclictest0-21swapper/310:38:193
5820991210,0cyclictest0-21swapper/309:48:423
582099120,0cyclictest0-21swapper/311:38:163
582099120,0cyclictest0-21swapper/311:21:113
582099120,0cyclictest0-21swapper/308:05:193
5819991211,0cyclictest26-21rcuc/211:20:342
5819991211,0cyclictest0-21swapper/210:47:002
5819991211,0cyclictest0-21swapper/210:30:302
5819991211,0cyclictest0-21swapper/207:45:182
5819991211,0cyclictest0-21swapper/207:45:182
581999120,0cyclictest2949-21sshd12:36:522
581999120,0cyclictest0-21swapper/210:55:292
581999120,0cyclictest0-21swapper/210:38:452
581999120,0cyclictest0-21swapper/209:05:142
5818991212,0cyclictest0-21swapper/109:58:131
5818991212,0cyclictest0-21swapper/109:44:521
5818991212,0cyclictest0-21swapper/108:55:161
5818991211,0cyclictest31682-21sshd10:39:341
5818991211,0cyclictest24976-21sshd12:26:471
5818991211,0cyclictest0-21swapper/110:59:541
5818991210,0cyclictest0-21swapper/112:38:251
5818991210,0cyclictest0-21swapper/110:12:511
581899120,0cyclictest0-21swapper/111:30:481
581899120,0cyclictest0-21swapper/110:06:421
581899120,0cyclictest0-21swapper/109:36:221
581899120,0cyclictest0-21swapper/109:34:581
581899120,0cyclictest0-21swapper/109:12:311
581799122,0cyclictest0-21swapper/010:14:020
5817991211,0cyclictest7627-21sshd10:40:290
5817991211,0cyclictest11260-21sshd11:37:180
5817991211,0cyclictest0-21swapper/012:31:120
5817991211,0cyclictest0-21swapper/011:03:230
5817991211,0cyclictest0-21swapper/011:03:220
5817991210,0cyclictest0-21swapper/009:52:580
5817991210,0cyclictest0-21swapper/009:31:440
581799120,0cyclictest18677-21sshd11:42:380
581799120,0cyclictest0-21swapper/012:25:230
581799120,0cyclictest0-21swapper/011:25:200
581799120,0cyclictest0-21swapper/011:18:430
581799120,0cyclictest0-21swapper/011:07:130
112750120,0irq/25-eth00-21swapper/310:31:283
112750120,0irq/25-eth00-21swapper/112:21:211
5820991111,0cyclictest0-21swapper/312:38:473
5820991111,0cyclictest0-21swapper/309:31:183
5820991110,0cyclictest0-21swapper/312:18:343
5820991110,0cyclictest0-21swapper/311:25:273
5820991110,0cyclictest0-21swapper/310:20:193
5820991110,0cyclictest0-21swapper/309:42:343
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional