You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-04 - 07:14
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Fri Sep 04, 2026 00:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
120650660,0irq/26-eth1-rx-0-21swapper/319:07:523
112750660,0irq/25-eth00-21swapper/119:05:121
112750460,0irq/25-eth00-21swapper/019:05:190
112750450,0irq/25-eth00-21swapper/219:05:352
1934699190,0cyclictest26283-21sshd22:06:541
1934899160,0cyclictest0-21swapper/320:40:143
19347991615,0cyclictest0-21swapper/223:13:022
19347991615,0cyclictest0-21swapper/223:13:022
19345991613,0cyclictest0-21swapper/023:21:000
19347991514,0cyclictest0-21swapper/222:32:082
1934599150,0cyclictest0-21swapper/020:40:150
112750150,0irq/25-eth09103-21sshd21:28:013
19348991413,0cyclictest14277-21bash00:33:473
19348991413,0cyclictest112750irq/25-eth022:51:343
19348991412,0cyclictest9754-21sshd21:16:593
1934899140,0cyclictest0-21swapper/323:00:373
1934799140,0cyclictest0-21swapper/220:40:162
19346991413,0cyclictest0-21swapper/123:36:361
19346991413,0cyclictest0-21swapper/123:00:011
19346991413,0cyclictest0-21swapper/122:57:551
19346991413,0cyclictest0-21swapper/122:57:551
1934599140,0cyclictest12822-21sshd00:00:090
1934599140,0cyclictest0-21swapper/000:36:030
112750140,0irq/25-eth00-21swapper/321:13:033
112750140,0irq/25-eth00-21swapper/300:24:013
112750140,0irq/25-eth00-21swapper/121:51:421
112750140,0irq/25-eth00-21swapper/121:14:111
41130,0ktimersoftd/026301-21sshd22:40:120
19348991312,0cyclictest29316-21sshd22:10:543
19348991312,0cyclictest0-21swapper/322:34:353
19348991312,0cyclictest0-21swapper/322:08:483
19348991312,0cyclictest0-21swapper/300:07:533
1934899130,0cyclictest0-21swapper/300:39:013
19347991312,0cyclictest0-21swapper/200:29:072
19347991311,0cyclictest0-21swapper/222:26:132
1934799130,0cyclictest0-21swapper/222:16:342
1934799130,0cyclictest0-21swapper/221:28:572
19346991312,0cyclictest0-21swapper/123:25:061
19346991311,0cyclictest0-21swapper/100:09:351
19345991312,0cyclictest16245-21sshd21:25:120
19345991312,0cyclictest0-21swapper/000:31:530
19345991312,0cyclictest0-21swapper/000:27:410
19345991311,0cyclictest0-21swapper/023:18:550
271120,0ktimersoftd/211258-21diskmemload00:15:392
19348991211,0cyclictest24713-21sshd22:47:233
19348991211,0cyclictest13739-21sshd00:00:143
19348991211,0cyclictest0-21swapper/322:25:323
19348991210,0cyclictest0-21swapper/323:47:403
19348991210,0cyclictest0-21swapper/321:46:583
1934799129,0cyclictest0-21swapper/223:07:322
19347991211,0cyclictest22018-21bash23:57:242
19347991211,0cyclictest112750irq/25-eth022:59:232
19347991211,0cyclictest112750irq/25-eth022:59:232
19347991211,0cyclictest0-21swapper/200:37:292
19347991210,0cyclictest0-21swapper/223:32:052
1934799120,0cyclictest0-21swapper/223:04:402
1934799120,0cyclictest0-21swapper/222:08:122
1934799120,0cyclictest0-21swapper/221:56:282
1934799120,0cyclictest0-21swapper/221:23:292
1934799120,0cyclictest0-21swapper/221:16:582
19346991212,0cyclictest0-21swapper/123:31:221
19346991211,0cyclictest30971-21sshd22:11:061
19346991211,0cyclictest11258-21diskmemload21:32:041
19346991211,0cyclictest0-21swapper/121:19:031
1934699120,0cyclictest25541-21sshd00:12:441
1934699120,0cyclictest0-21swapper/123:21:581
1934699120,0cyclictest0-21swapper/121:41:421
1934699120,0cyclictest0-21swapper/121:24:321
1934699120,0cyclictest0-21swapper/100:39:121
19345991211,0cyclictest11258-21diskmemload22:15:090
1934599120,0cyclictest20896-21sshd22:58:000
1934599120,0cyclictest20896-21sshd22:58:000
1934599120,0cyclictest0-21swapper/022:34:530
1934599120,0cyclictest0-21swapper/021:47:500
1934599120,0cyclictest0-21swapper/021:13:070
112750120,0irq/25-eth00-21swapper/122:27:151
41110,0ktimersoftd/00-21swapper/023:59:550
19348991111,0cyclictest0-21swapper/319:58:423
19348991110,0cyclictest19834-21bash00:12:033
19348991110,0cyclictest112750irq/25-eth022:02:293
19348991110,0cyclictest112750irq/25-eth021:51:183
19348991110,0cyclictest0-21swapper/323:50:483
1934899110,0cyclictest0-21swapper/321:30:273
1934899110,0cyclictest0-21swapper/319:40:083
19347991111,0cyclictest0-21swapper/222:41:472
1934799110,0cyclictest11258-21diskmemload23:53:132
19346991111,0cyclictest0-21swapper/122:23:381
1934699110,0cyclictest0-21swapper/123:19:521
1934699110,0cyclictest0-21swapper/120:18:321
1934699110,0cyclictest0-21swapper/119:21:301
19345991111,0cyclictest417-21sshd22:22:280
19345991111,0cyclictest0-21swapper/021:38:120
19345991110,0cyclictest0-21swapper/019:12:240
19345991110,0cyclictest0-21swapper/000:17:500
1934599110,0cyclictest7143-21sshd21:24:080
1934599110,0cyclictest558-21sshd21:30:380
1934599110,0cyclictest0-21swapper/019:43:320
1934599110,0cyclictest0-21swapper/019:36:340
112750110,0irq/25-eth07663-21id21:57:231
112750110,0irq/25-eth028-21ksoftirqd/200:33:252
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional