You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-05 - 19:18
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Fri Jun 05, 2026 12:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
120650650,0irq/26-eth1-rx-0-21swapper/307:05:123
112750630,0irq/25-eth00-21swapper/107:05:121
112750550,0irq/25-eth00-21swapper/207:07:532
1406024320,0sleep00-21swapper/007:08:250
112750180,0irq/25-eth03044-21cp11:21:560
14254991716,0cyclictest17154-21sshd10:44:472
14252991712,0cyclictest0-21swapper/011:14:100
14254991613,0cyclictest12830-21sshd10:04:492
14252991612,0cyclictest6161-21diskmemload10:17:080
14254991513,0cyclictest0-21swapper/210:48:092
1425299150,0cyclictest0-21swapper/010:49:530
112750150,0irq/25-eth00-21swapper/211:24:452
351140,0ktimersoftd/321316-21bash09:31:473
14255991413,0cyclictest0-21swapper/312:15:083
1425399140,0cyclictest22947-21sshd09:56:271
1425399140,0cyclictest0-21swapper/109:27:321
1425299140,0cyclictest0-21swapper/007:38:260
112750140,0irq/25-eth00-21swapper/010:07:270
1425599130,0cyclictest10045-21sshd10:33:503
1425599130,0cyclictest0-21swapper/312:04:063
1425599130,0cyclictest0-21swapper/309:03:493
14254991312,0cyclictest0-21swapper/211:08:502
14254991311,0cyclictest0-21swapper/212:22:222
14254991311,0cyclictest0-21swapper/211:01:512
14254991311,0cyclictest0-21swapper/209:36:082
14254991310,0cyclictest0-21swapper/211:13:282
14254991310,0cyclictest0-21swapper/209:58:262
14253991312,0cyclictest10015-21bash12:27:211
14253991311,0cyclictest11428-21sshd10:58:351
14253991311,0cyclictest0-21swapper/111:36:001
1425399130,0cyclictest6161-21diskmemload12:12:291
1425399130,0cyclictest30922-21sshd10:12:221
1425399130,0cyclictest0-21swapper/109:49:011
1425399130,0cyclictest0-21swapper/109:49:001
14252991312,0cyclictest15918-21sshd12:38:100
14252991311,0cyclictest0-21swapper/009:40:250
14252991310,0cyclictest0-21swapper/012:29:260
1425299130,0cyclictest338-21sshd12:30:430
1425299130,0cyclictest27909-21sensors_temp11:55:190
1425299130,0cyclictest0-21swapper/009:35:320
1425299130,0cyclictest0-21swapper/008:01:260
191120,0ktimersoftd/16161-21diskmemload10:44:061
191120,0ktimersoftd/10-21swapper/111:05:481
14255991212,0cyclictest0-21swapper/310:48:493
14255991211,0cyclictest6161-21diskmemload09:42:233
14255991211,0cyclictest0-21swapper/311:35:033
14255991211,0cyclictest0-21swapper/311:15:113
14255991211,0cyclictest0-21swapper/310:38:293
14255991210,0cyclictest0-21swapper/309:25:323
1425599120,0cyclictest0-21swapper/310:42:043
1425599120,0cyclictest0-21swapper/310:09:333
1425599120,0cyclictest0-21swapper/309:15:263
14254991212,0cyclictest0-21swapper/210:53:512
14254991212,0cyclictest0-21swapper/209:20:542
14254991211,0cyclictest30249-21sshd11:35:542
14254991211,0cyclictest1585-21sshd09:48:272
14254991211,0cyclictest1585-21sshd09:48:262
14254991211,0cyclictest0-21swapper/212:01:202
14254991211,0cyclictest0-21swapper/209:26:432
14254991210,0cyclictest0-21swapper/211:40:462
14254991210,0cyclictest0-21swapper/210:36:322
14254991210,0cyclictest0-21swapper/210:28:172
1425499120,0cyclictest0-21swapper/212:33:392
1425499120,0cyclictest0-21swapper/210:06:052
1425499120,0cyclictest0-21swapper/209:10:472
14253991212,0cyclictest0-21swapper/111:19:311
14253991212,0cyclictest0-21swapper/110:39:121
14253991212,0cyclictest0-21swapper/109:42:521
14253991211,0cyclictest25603-21sshd12:19:551
14253991210,0cyclictest0-21swapper/109:20:121
1425399120,0cyclictest0-21swapper/112:36:041
1425399120,0cyclictest0-21swapper/110:52:551
14252991212,0cyclictest0-21swapper/012:04:350
14252991211,0cyclictest22648-21sshd12:19:270
14252991211,0cyclictest0-21swapper/011:45:040
14252991211,0cyclictest0-21swapper/011:16:290
14252991211,0cyclictest0-21swapper/010:30:010
14252991211,0cyclictest0-21swapper/009:25:530
14252991210,0cyclictest0-21swapper/009:56:330
1425299120,0cyclictest6161-21diskmemload10:27:420
1425299120,0cyclictest0-21swapper/011:32:590
1425299120,0cyclictest0-21swapper/010:39:330
112750120,0irq/25-eth06161-21diskmemload12:09:500
112750120,0irq/25-eth00-21swapper/309:12:173
191110,0ktimersoftd/124700-21bash09:17:391
191110,0ktimersoftd/10-21swapper/111:27:591
1425599119,0cyclictest0-21swapper/307:52:213
14255991111,0cyclictest0-21swapper/311:52:013
14255991111,0cyclictest0-21swapper/310:57:533
14255991111,0cyclictest0-21swapper/309:54:403
14255991110,0cyclictest0-21swapper/312:07:433
14255991110,0cyclictest0-21swapper/311:10:333
1425599110,0cyclictest0-21swapper/308:56:293
1425599110,0cyclictest0-21swapper/308:45:403
1425599110,0cyclictest0-21swapper/308:18:573
1425599110,0cyclictest0-21swapper/307:27:373
1425599110,0cyclictest0-21swapper/307:19:153
1425499119,0cyclictest0-21swapper/211:29:582
1425499119,0cyclictest0-21swapper/207:23:412
1425499118,0cyclictest19382-21sshd10:15:232
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional