You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-18 - 14:59
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Wed Mar 18, 2026 12:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
112750670,0irq/25-eth00-21swapper/207:08:242
112750610,0irq/25-eth00-21swapper/107:05:101
112750590,0irq/25-eth00-21swapper/307:05:213
1428824221,0sleep00-21swapper/007:05:360
1470999200,0cyclictest14034-21sshd09:45:090
14711991712,0cyclictest8931-21sshd11:36:332
14712991613,0cyclictest0-21swapper/309:38:553
14711991610,0cyclictest20275-21sshd09:15:522
112750160,0irq/25-eth00-21swapper/110:55:451
1471199150,0cyclictest0-21swapper/210:25:222
1471199150,0cyclictest0-21swapper/209:46:342
1470999150,0cyclictest8364-21sshd09:10:110
41140,0ktimersoftd/00-21swapper/011:45:250
14712991413,0cyclictest0-21swapper/311:44:153
14712991413,0cyclictest0-21swapper/311:44:153
14712991413,0cyclictest0-21swapper/309:13:213
1471299140,0cyclictest0-21swapper/310:00:593
1471299140,0cyclictest0-21swapper/307:30:133
14710991413,0cyclictest0-21swapper/112:32:461
14710991411,0cyclictest26337-21sshd09:55:131
14709991413,0cyclictest6619-21diskmemload10:28:590
112750140,0irq/25-eth00-21swapper/309:47:583
271130,0ktimersoftd/20-21swapper/211:12:172
2599130,0migration/225015-21kernelversion12:00:162
14712991312,0cyclictest0-21swapper/311:39:503
14712991312,0cyclictest0-21swapper/311:22:113
14712991312,0cyclictest0-21swapper/309:58:473
14712991311,0cyclictest0-21swapper/310:55:353
14712991311,0cyclictest0-21swapper/310:43:023
1471199139,0cyclictest11881-21sshd11:15:192
14711991312,0cyclictest0-21swapper/212:30:292
14711991312,0cyclictest0-21swapper/209:54:562
1471199130,0cyclictest0-21swapper/211:57:572
1471099130,0cyclictest28172-21bash11:09:001
1471099130,0cyclictest0-21swapper/111:57:471
1471099130,0cyclictest0-21swapper/109:14:001
14709991312,0cyclictest0-21swapper/010:22:490
1470999130,0cyclictest0-21swapper/010:54:190
1470999130,0cyclictest0-21swapper/009:28:000
41120,0ktimersoftd/00-21swapper/011:07:540
41120,0ktimersoftd/00-21swapper/009:37:320
14712991211,0cyclictest7374-21sshd12:23:593
14712991211,0cyclictest30635-21bash11:30:483
14712991211,0cyclictest0-21swapper/309:54:353
14712991211,0cyclictest0-21swapper/309:23:213
14712991211,0cyclictest0-21swapper/309:19:583
14712991210,0cyclictest0-21swapper/311:13:353
1471299120,0cyclictest23080-21bash10:20:373
1471299120,0cyclictest0-21swapper/312:35:363
1471299120,0cyclictest0-21swapper/311:53:203
1471299120,0cyclictest0-21swapper/310:51:243
1471299120,0cyclictest0-21swapper/310:30:423
1471299120,0cyclictest0-21swapper/308:45:223
1471299120,0cyclictest0-21swapper/308:05:103
1471199128,0cyclictest18768-21sshd10:15:432
14711991211,0cyclictest28222-21sshd11:34:572
14711991211,0cyclictest23488-21sshd10:03:312
14711991211,0cyclictest19605-21sshd10:41:512
14711991211,0cyclictest0-21swapper/212:24:262
14711991211,0cyclictest0-21swapper/211:04:442
14711991211,0cyclictest0-21swapper/210:52:262
1471199120,0cyclictest0-21swapper/210:10:092
14710991212,0cyclictest0-21swapper/111:10:581
14710991212,0cyclictest0-21swapper/110:29:371
14710991212,0cyclictest0-21swapper/110:06:011
14710991211,0cyclictest6619-21diskmemload12:21:081
14710991211,0cyclictest24195-21sshd09:16:251
14710991211,0cyclictest17445-21sshd11:46:171
14710991211,0cyclictest0-21swapper/111:30:221
14710991211,0cyclictest0-21swapper/110:50:311
14710991210,0cyclictest6619-21diskmemload09:51:031
14710991210,0cyclictest0-21swapper/112:09:461
1471099120,0cyclictest32402-21sshd11:44:041
1471099120,0cyclictest32402-21sshd11:44:041
1471099120,0cyclictest0-21swapper/112:35:391
1471099120,0cyclictest0-21swapper/110:21:291
1471099120,0cyclictest0-21swapper/110:14:521
1471099120,0cyclictest0-21swapper/109:45:561
1471099120,0cyclictest0-21swapper/108:20:131
14709991211,0cyclictest6619-21diskmemload12:09:360
14709991211,0cyclictest0-21swapper/012:21:130
14709991211,0cyclictest0-21swapper/012:18:180
14709991211,0cyclictest0-21swapper/010:05:110
1470999121,0cyclictest1480-21nfsd11:59:500
1470999120,0cyclictest0-21swapper/010:11:480
1470999120,0cyclictest0-21swapper/007:35:190
351110,0ktimersoftd/30-21swapper/311:16:293
271110,0ktimersoftd/20-21swapper/212:35:282
191110,0ktimersoftd/10-21swapper/109:33:291
14712991111,0cyclictest0-21swapper/312:32:413
14712991111,0cyclictest0-21swapper/308:30:163
14712991110,0cyclictest20319-21sshd10:07:223
14712991110,0cyclictest0-21swapper/312:15:313
14712991110,0cyclictest0-21swapper/309:33:343
1471299110,0cyclictest0-21swapper/310:47:133
1471299110,0cyclictest0-21swapper/308:53:013
1471199115,0cyclictest0-21swapper/211:40:272
1471199115,0cyclictest0-21swapper/211:40:272
1471199115,0cyclictest0-21swapper/208:37:292
1471199115,0cyclictest0-21swapper/208:29:562
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional