You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-25 - 01:50
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Sun May 24, 2026 12:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
120650610,0irq/26-eth1-rx-0-21swapper/107:05:471
112750610,0irq/25-eth00-21swapper/207:07:402
112750580,0irq/25-eth00-21swapper/307:08:193
1052624025,0sleep00-21swapper/007:06:040
1091499190,0cyclictest4267-21sshd12:36:062
1091299190,0cyclictest16083-21id12:11:510
10915991613,0cyclictest0-21swapper/309:44:373
10915991414,0cyclictest0-21swapper/312:16:193
10915991413,0cyclictest2829-21diskmemload12:10:173
1091599140,0cyclictest24864-21sshd11:16:583
1091599140,0cyclictest0-21swapper/309:59:083
1091599140,0cyclictest0-21swapper/309:59:073
10914991413,0cyclictest0-21swapper/212:00:032
10914991413,0cyclictest0-21swapper/211:08:412
10914991412,0cyclictest2430-21sshd09:48:102
1091499140,0cyclictest0-21swapper/210:19:122
10913991413,0cyclictest1164-21sshd11:26:421
10912991413,0cyclictest0-21swapper/011:45:120
10912991412,0cyclictest0-21swapper/012:36:180
41130,0ktimersoftd/04935-21sshd09:40:000
112750130,0irq/25-eth00-21swapper/111:39:221
10915991312,0cyclictest0-21swapper/311:37:383
10915991312,0cyclictest0-21swapper/311:24:593
10915991312,0cyclictest0-21swapper/311:10:343
10915991311,0cyclictest0-21swapper/312:39:123
10915991311,0cyclictest0-21swapper/309:37:593
1091599130,0cyclictest6370-21sshd10:05:443
10914991311,0cyclictest0-21swapper/210:12:352
1091499130,0cyclictest0-21swapper/211:24:352
1091499130,0cyclictest0-21swapper/210:53:072
1091499130,0cyclictest0-21swapper/209:51:122
10913991312,0cyclictest0-21swapper/111:31:211
10913991312,0cyclictest0-21swapper/110:13:521
10913991312,0cyclictest0-21swapper/109:55:171
10913991312,0cyclictest0-21swapper/109:55:161
10913991311,0cyclictest0-21swapper/111:00:481
1091399130,0cyclictest17109-21sshd10:07:151
1091399130,0cyclictest0-21swapper/112:00:511
1091399130,0cyclictest0-21swapper/110:58:151
1091399130,0cyclictest0-21swapper/110:40:071
10912991312,0cyclictest5019-21sshd09:27:110
10912991312,0cyclictest0-21swapper/012:24:200
271120,0ktimersoftd/20-21swapper/212:32:332
191120,0ktimersoftd/12829-21diskmemload10:44:591
112750120,0irq/25-eth011859-21sh08:20:010
112750120,0irq/25-eth010-21rcuc/011:34:580
10915991212,0cyclictest112750irq/25-eth011:56:483
10915991212,0cyclictest0-21swapper/312:07:093
10915991211,0cyclictest0-21swapper/311:27:183
10915991211,0cyclictest0-21swapper/310:42:143
10915991211,0cyclictest0-21swapper/310:14:563
10915991211,0cyclictest0-21swapper/309:24:583
10915991211,0cyclictest0-21swapper/309:19:523
10915991210,0cyclictest30598-21sshd09:26:163
10915991210,0cyclictest0-21swapper/311:47:453
10915991210,0cyclictest0-21swapper/310:25:233
10915991210,0cyclictest0-21swapper/309:52:313
1091599120,0cyclictest0-21swapper/312:31:403
10914991211,0cyclictest0-21swapper/209:57:502
10914991211,0cyclictest0-21swapper/209:57:492
10914991210,0cyclictest0-21swapper/209:36:262
10914991210,0cyclictest0-21swapper/208:24:112
1091499120,0cyclictest9799-21bash10:36:172
1091499120,0cyclictest0-21swapper/212:07:002
1091499120,0cyclictest0-21swapper/211:54:202
1091499120,0cyclictest0-21swapper/211:17:382
10913991212,0cyclictest0-21swapper/111:24:231
10913991211,0cyclictest0-21swapper/109:37:571
10913991210,0cyclictest0-21swapper/109:32:381
10913991210,0cyclictest0-21swapper/108:40:141
1091399120,0cyclictest0-21swapper/112:34:531
1091399120,0cyclictest0-21swapper/112:26:111
1091399120,0cyclictest0-21swapper/110:20:281
1091399120,0cyclictest0-21swapper/107:49:071
10912991211,0cyclictest2829-21diskmemload11:12:400
10912991211,0cyclictest0-21swapper/011:25:480
10912991210,0cyclictest0-21swapper/010:44:060
10912991210,0cyclictest0-21swapper/009:44:300
1091299120,0cyclictest29366-21sshd12:26:330
1091299120,0cyclictest0-21swapper/011:40:110
1091299120,0cyclictest0-21swapper/010:32:220
1091299120,0cyclictest0-21swapper/009:57:590
1091299120,0cyclictest0-21swapper/009:57:580
1091299120,0cyclictest0-21swapper/009:23:210
41110,0ktimersoftd/00-21swapper/009:13:420
191110,0ktimersoftd/10-21swapper/111:41:131
191110,0ktimersoftd/10-21swapper/111:11:341
112750110,0irq/25-eth01639-21runrttasks11:59:370
112750110,0irq/25-eth00-21swapper/311:03:223
112750110,0irq/25-eth00-21swapper/310:20:573
112750110,0irq/25-eth00-21swapper/212:16:242
10915991111,0cyclictest0-21swapper/312:29:273
10915991110,0cyclictest0-21swapper/309:45:523
1091599110,0cyclictest0-21swapper/307:59:073
1091499119,0cyclictest0-21swapper/212:10:082
10914991111,0cyclictest3394-21sshd12:27:282
10914991111,0cyclictest0-21swapper/211:29:152
10914991110,0cyclictest19280-21sshd11:46:192
10914991110,0cyclictest0-21swapper/209:41:482
10914991110,0cyclictest0-21swapper/207:20:182
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional