You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-07 - 12:18
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Mon Sep 07, 2026 00:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
120650660,0irq/26-eth1-rx-0-21swapper/119:06:371
112750600,0irq/25-eth00-21swapper/319:08:283
112750550,0irq/25-eth00-21swapper/219:07:192
112750410,0irq/25-eth00-21swapper/019:05:160
339699160,0cyclictest0-21swapper/222:45:162
112750160,0irq/25-eth00-21swapper/323:07:323
339699150,0cyclictest0-21swapper/200:15:232
112750150,0irq/25-eth014690-21bash23:44:303
3397991413,0cyclictest0-21swapper/323:38:123
3397991413,0cyclictest0-21swapper/321:21:573
3396991413,0cyclictest0-21swapper/200:20:152
339699140,0cyclictest15274-21cp21:12:092
3395991411,0cyclictest0-21swapper/121:48:551
339599140,0cyclictest24274-21bash23:30:341
339599140,0cyclictest0-21swapper/100:20:141
3394991413,0cyclictest0-21swapper/023:05:030
3397991312,0cyclictest0-21swapper/323:46:413
3397991311,0cyclictest0-21swapper/323:26:293
3397991311,0cyclictest0-21swapper/322:30:433
339799130,0cyclictest0-21swapper/323:24:233
3396991312,0cyclictest14731-21sshd22:56:012
3396991312,0cyclictest0-21swapper/223:55:242
3396991312,0cyclictest0-21swapper/222:40:482
3396991312,0cyclictest0-21swapper/222:00:162
3396991312,0cyclictest0-21swapper/220:30:002
339699130,0cyclictest4675-21sshd21:18:202
339699130,0cyclictest0-21swapper/220:10:182
339699130,0cyclictest0-21swapper/200:12:002
339599130,0cyclictest0-21swapper/123:53:051
339599130,0cyclictest0-21swapper/123:48:401
3394991312,0cyclictest17608-21sshd23:33:370
339499130,0cyclictest20517-21sshd21:42:260
339499130,0cyclictest20517-21sshd21:42:260
339499130,0cyclictest0-21swapper/022:15:150
41120,0ktimersoftd/014748-21sshd00:06:450
3397991210,0cyclictest0-21swapper/323:15:203
3397991210,0cyclictest0-21swapper/322:07:503
3397991210,0cyclictest0-21swapper/300:33:383
339799120,0cyclictest0-21swapper/321:49:423
339799120,0cyclictest0-21swapper/321:39:153
339799120,0cyclictest0-21swapper/300:23:303
3396991212,0cyclictest0-21swapper/222:13:302
3396991211,0cyclictest11161-21bash00:06:192
3396991211,0cyclictest0-21swapper/223:43:332
3396991211,0cyclictest0-21swapper/222:24:402
3396991211,0cyclictest0-21swapper/221:35:382
3396991211,0cyclictest0-21swapper/221:26:212
3396991211,0cyclictest0-21swapper/221:26:212
3396991211,0cyclictest0-21swapper/221:24:012
3396991211,0cyclictest0-21swapper/200:39:382
3396991211,0cyclictest0-21swapper/200:32:412
3396991210,0cyclictest0-21swapper/223:10:332
339699120,0cyclictest0-21swapper/221:58:102
3395991210,0cyclictest26000-21sshd00:26:471
3395991210,0cyclictest23806-21bash22:49:471
3395991210,0cyclictest0-21swapper/123:00:561
339599120,0cyclictest7542-21bash22:40:221
339599120,0cyclictest0-21swapper/122:58:231
339599120,0cyclictest0-21swapper/122:31:121
339599120,0cyclictest0-21swapper/100:32:291
3394991212,0cyclictest0-21swapper/000:20:140
3394991211,0cyclictest14278-21sshd22:55:580
3394991211,0cyclictest0-21swapper/023:40:060
3394991210,0cyclictest26660-21bash23:15:570
3394991210,0cyclictest15889-21sshd21:49:240
3394991210,0cyclictest0-21swapper/023:47:340
3394991210,0cyclictest0-21swapper/023:21:520
3394991210,0cyclictest0-21swapper/023:10:290
3394991210,0cyclictest0-21swapper/022:48:250
339499120,0cyclictest6237-21sshd00:02:040
339499120,0cyclictest3987-21sshd22:54:550
339499120,0cyclictest0-21swapper/021:56:500
339499120,0cyclictest0-21swapper/000:39:360
271120,0ktimersoftd/25380-21sshd23:50:452
271120,0ktimersoftd/20-21swapper/221:30:462
271120,0ktimersoftd/20-21swapper/221:30:462
191120,0ktimersoftd/10-21swapper/121:10:071
112750120,0irq/25-eth08111-21sshd21:52:093
112750120,0irq/25-eth027710-21diskmemload23:34:363
112750120,0irq/25-eth00-21swapper/322:51:373
112750120,0irq/25-eth00-21swapper/322:29:473
112750120,0irq/25-eth00-21swapper/300:02:153
112750120,0irq/25-eth00-21swapper/221:44:352
112750120,0irq/25-eth00-21swapper/221:44:352
41110,0ktimersoftd/027710-21diskmemload21:10:360
41110,0ktimersoftd/00-21swapper/023:50:440
41110,0ktimersoftd/00-21swapper/020:00:150
351110,0ktimersoftd/30-21swapper/323:50:453
3397991111,0cyclictest0-21swapper/321:16:153
3397991110,0cyclictest31782-21sshd22:58:023
3397991110,0cyclictest23347-21sshd23:56:333
3397991110,0cyclictest0-21swapper/321:14:583
339799110,0cyclictest0-21swapper/322:23:183
339799110,0cyclictest0-21swapper/320:10:163
3396991111,0cyclictest0-21swapper/223:16:012
3396991110,0cyclictest22890-21sshd23:30:242
3396991110,0cyclictest11888-21sshd00:25:112
3396991110,0cyclictest0-21swapper/221:52:432
3396991110,0cyclictest0-21swapper/200:04:272
339699110,0cyclictest0-21swapper/220:24:112
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional