You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-06-29 - 00:53
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack7slot1.osadl.org (updated Sat Jun 28, 2025 12:45:37)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
24732211452,23sleep10-21swapper/107:08:031
24716211151,55sleep00-21swapper/007:07:490
24729210950,20sleep30-21swapper/307:08:013
2461429668,23sleep20-21swapper/207:06:302
24981994710,20cyclictest0-21swapper/011:08:570
76092450,1sleep111615-21stress11:32:301
24981994216,23cyclictest0-21swapper/010:47:570
24983994116,22cyclictest0-21swapper/212:01:402
24983994116,22cyclictest0-21swapper/212:01:392
2498199419,29cyclictest0-21swapper/009:54:300
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional