You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-09 - 05:58

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #9, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 50 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack9slot8s.osadl.org (updated Fri May 09, 2025 00:44:37)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
818501740,0irq/46-4a10000023963-21seq19:05:340
245569911239,0cyclictest81850irq/46-4a10000022:43:380
245569911139,0cyclictest81850irq/46-4a10000022:45:420
245569911041,0cyclictest81850irq/46-4a10000022:05:170
245569911039,0cyclictest81850irq/46-4a10000023:35:050
245569910935,0cyclictest29495-21latency_hist19:40:030
245569910838,0cyclictest81850irq/46-4a10000023:14:250
245569910735,0cyclictest81850irq/46-4a10000022:20:470
245569910323,0cyclictest12019-21ssh21:13:000
245569910032,0cyclictest24554-21cyclictest20:39:580
24556999932,0cyclictest0-21swapper21:36:340
24556999932,0cyclictest0-21swapper21:26:220
24556999825,0cyclictest0-21swapper21:58:400
24556999822,0cyclictest0-21swapper21:19:340
24556999816,0cyclictest0-21swapper22:18:370
24556999726,0cyclictest0-21swapper22:51:290
24556999525,0cyclictest0-21swapper19:29:260
24556999524,0cyclictest0-21swapper21:22:330
24556999523,0cyclictest0-21swapper21:54:400
24556999427,0cyclictest0-21swapper23:55:510
24556999331,0cyclictest0-21swapper22:28:540
24556999329,0cyclictest0-21swapper00:27:340
24556999328,0cyclictest0-21swapper22:39:120
24556999126,0cyclictest0-21swapper23:47:510
24556999124,0cyclictest0-21swapper00:00:180
24556999027,0cyclictest0-21swapper00:07:430
24556998838,0cyclictest101ktimersoftd/021:30:430
24556998823,0cyclictest0-21swapper00:15:360
81850670,0irq/46-4a10000023221-21kworker/u2:321:49:240
81850660,0irq/46-4a1000003678-21kworker/u2:423:07:430
81850660,0irq/46-4a1000003678-21kworker/u2:422:59:160
81850660,0irq/46-4a10000025792-21kworker/u2:623:33:470
24556996653,0cyclictest81850irq/46-4a10000000:20:440
24556996635,0cyclictest0-21swapper23:00:140
81850650,0irq/46-4a1000003678-21kworker/u2:423:16:450
81850650,0irq/46-4a10000027743-1kworker/u3:223:40:220
81850640,0irq/46-4a1000000-21swapper22:33:180
24556996453,0cyclictest81850irq/46-4a10000023:50:280
81850630,0irq/46-4a1000000-21swapper00:38:590
81850630,0irq/46-4a1000000-21swapper00:33:230
81850630,0irq/46-4a1000000-21swapper00:10:580
81850620,0irq/46-4a1000005552-1kworker/u3:120:50:080
81850610,0irq/46-4a10000029166-21kworker/u2:022:14:530
81850610,0irq/46-4a1000000-21swapper23:26:090
81850610,0irq/46-4a1000000-21swapper23:21:410
81950600,0irq/47-4a1000004936-21kworker/0:320:45:290
81850580,0irq/46-4a1000000-21swapper21:41:420
24556995831,0cyclictest0-21swapper19:15:080
81850570,0irq/46-4a1000000-21swapper22:02:560
81850570,0irq/46-4a1000000-21swapper20:44:110
24556995646,0cyclictest81850irq/46-4a10000020:20:030
101560,0ktimersoftd/00-21swapper19:50:190
24556995530,0cyclictest29397-21sendmail-msp19:40:020
101550,0ktimersoftd/00-21swapper19:13:290
24556995445,0cyclictest101ktimersoftd/020:11:020
24556995341,0cyclictest81850irq/46-4a10000019:20:100
24556995327,0cyclictest0-21swapper20:58:450
101520,0ktimersoftd/00-21swapper21:04:310
101520,0ktimersoftd/00-21swapper20:33:590
24556995131,0cyclictest0-21swapper20:25:440
24556994839,0cyclictest101ktimersoftd/019:59:560
101480,0ktimersoftd/00-21swapper20:05:040
24556994733,0cyclictest24554-21cyclictest20:01:380
24556994731,0cyclictest30321-21sshd19:45:510
24556994632,0cyclictest2280-21runrttasks20:20:400
24556994631,0cyclictest10482-21sshd21:07:510
24556994630,0cyclictest25613-21snmpd19:31:100
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional