You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-30 - 18:27
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot8.osadl.org (updated Sun Aug 30, 2026 12:44:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
121592311281,20sleep20-21swapper/207:09:542
120002275245,20sleep00-21swapper/007:08:070
119782271213,47sleep30-21swapper/307:07:503
119132270239,20sleep10-21swapper/107:06:591
240392630,0sleep0131rcuc/012:16:390
53382600,0sleep10-21swapper/110:29:131
27552210,0sleep20-21swapper/211:25:152
232732200,0sleep00-21swapper/012:35:210
193772190,0sleep20-21swapper/211:55:022
129982180,0sleep00-21swapper/009:35:170
294622150,0sleep30-21swapper/311:21:403
290482140,0sleep0131rcuc/009:45:150
256272140,0sleep10-21swapper/112:17:521
12270991410,3cyclictest12-21ksoftirqd/011:50:000
151002120,0sleep10-21swapper/112:11:111
76292110,0sleep10-21swapper/112:06:511
12279991110,1cyclictest28-21ksoftirqd/207:20:012
1228299106,3cyclictest6593-21cat10:10:143
1227999103,5cyclictest28-21ksoftirqd/209:20:242
1227099109,1cyclictest12-21ksoftirqd/010:15:010
19816290,0sleep00-21swapper/011:55:110
122829990,8cyclictest663-21runrttasks11:59:123
122799998,1cyclictest28-21ksoftirqd/208:40:002
122799992,5cyclictest28-21ksoftirqd/212:01:432
122799992,4cyclictest28-21ksoftirqd/210:46:532
122799991,4cyclictest28-21ksoftirqd/210:15:212
122799991,1cyclictest28-21ksoftirqd/212:35:112
122709998,1cyclictest12-21ksoftirqd/011:45:000
122709998,1cyclictest12-21ksoftirqd/010:05:010
122709997,1cyclictest12-21ksoftirqd/008:24:590
122709993,3cyclictest18050-21awk11:35:010
122709990,2cyclictest141rcu_preempt12:20:110
7063280,0sleep10-21swapper/109:51:051
15741280,0sleep20-21swapper/210:35:132
122829987,1cyclictest0-21swapper/308:55:163
122829983,3cyclictest275-21systemd-journal09:20:013
122799987,1cyclictest28-21ksoftirqd/212:10:002
122799987,1cyclictest28-21ksoftirqd/210:00:012
122799987,1cyclictest28-21ksoftirqd/209:20:012
122799987,1cyclictest28-21ksoftirqd/209:15:012
122799987,1cyclictest28-21ksoftirqd/207:55:002
122799983,1cyclictest141rcu_preempt09:33:152
122799982,4cyclictest28-21ksoftirqd/212:33:422
122799982,4cyclictest28-21ksoftirqd/212:21:032
122799982,4cyclictest28-21ksoftirqd/212:12:322
122799982,4cyclictest28-21ksoftirqd/210:20:232
122799982,4cyclictest28-21ksoftirqd/210:03:302
122799982,4cyclictest28-21ksoftirqd/209:43:282
122799981,5cyclictest28-21ksoftirqd/212:25:342
122799981,5cyclictest28-21ksoftirqd/211:10:182
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional