You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-13 - 02:36
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot8.osadl.org (updated Sun Jul 12, 2026 12:44:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
87852294268,17sleep20-21swapper/207:07:322
88062283253,20sleep10-21swapper/107:07:481
89032268208,49sleep00-21swapper/007:08:510
88862261230,21sleep30-21swapper/307:08:423
13812620,0sleep00-21swapper/009:30:160
33022590,0sleep00-21swapper/011:48:150
313312580,0sleep00-21swapper/010:08:090
273242550,0sleep20-21swapper/209:45:372
16392450,0sleep30-21swapper/309:50:143
67022200,0sleep20-21swapper/211:10:372
290092190,0sleep20-21swapper/212:03:512
21342180,0sleep00-21swapper/011:28:010
55192160,0sleep20-21swapper/211:49:572
221112140,0sleep30-21swapper/309:42:563
9102991110,1cyclictest28-21ksoftirqd/211:00:012
910299108,1cyclictest28-21ksoftirqd/207:35:012
256042100,0sleep30-21swapper/311:41:543
124592100,0sleep00-21swapper/012:13:180
91029998,1cyclictest28-21ksoftirqd/209:40:002
91029998,1cyclictest28-21ksoftirqd/208:30:002
91029997,2cyclictest28-21ksoftirqd/208:00:002
91029997,1cyclictest28-21ksoftirqd/211:45:012
91029993,4cyclictest28-21ksoftirqd/212:33:252
91029993,4cyclictest28-21ksoftirqd/211:30:122
91029993,3cyclictest25381-21munin-run07:45:012
6019290,0sleep00-21swapper/010:12:130
3183290,0sleep10-21swapper/111:28:501
91029987,1cyclictest28-21ksoftirqd/208:10:012
91029983,3cyclictest28-21ksoftirqd/212:39:432
91029983,1cyclictest141rcu_preempt10:09:522
91029982,4cyclictest28-21ksoftirqd/212:25:142
91029982,4cyclictest28-21ksoftirqd/212:15:422
91029982,4cyclictest28-21ksoftirqd/211:55:192
91029982,4cyclictest28-21ksoftirqd/211:54:422
91029982,4cyclictest28-21ksoftirqd/211:20:192
91029982,4cyclictest28-21ksoftirqd/210:35:232
91029982,4cyclictest28-21ksoftirqd/210:15:072
91029982,4cyclictest28-21ksoftirqd/208:00:202
91029981,5cyclictest28-21ksoftirqd/212:06:342
91029981,5cyclictest28-21ksoftirqd/211:02:202
91029981,5cyclictest28-21ksoftirqd/210:45:422
91029981,5cyclictest28-21ksoftirqd/210:33:242
91029981,5cyclictest28-21ksoftirqd/210:26:262
91029981,5cyclictest28-21ksoftirqd/210:01:112
91029981,5cyclictest28-21ksoftirqd/209:26:502
91029981,4cyclictest28-21ksoftirqd/211:36:282
91029981,4cyclictest28-21ksoftirqd/209:40:582
91029980,4cyclictest0-21swapper/212:20:392
90999986,1cyclictest22-21ksoftirqd/107:35:011
90999982,3cyclictest11121-21idleruntime-cro10:55:011
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional