You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-31 - 05:09
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot8.osadl.org (updated Fri Jul 31, 2026 00:44:24)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
27252281255,17sleep20-21swapper/219:08:512
25472278248,19sleep10-21swapper/119:06:321
25112261232,19sleep00-21swapper/019:06:190
24462261230,21sleep30-21swapper/319:05:303
211262650,0sleep10-21swapper/123:40:221
86982620,0sleep10-21swapper/122:16:331
212552610,0sleep221223-21ssh00:00:172
122782610,0sleep20-21swapper/221:40:132
21352600,0sleep10-21swapper/123:30:041
63592580,1sleep16361-21grep00:30:151
31872580,0sleep20-21swapper/222:13:412
71002560,0sleep10-21swapper/119:15:181
64622550,0sleep20-21swapper/222:54:262
203832550,0sleep30-21swapper/322:43:063
145712550,0sleep20-21swapper/220:45:122
273072220,0sleep30-21swapper/322:27:473
311022210,0sleep10-21swapper/121:12:571
215652200,0sleep30-21swapper/322:24:593
266202190,0sleep00-21swapper/022:08:150
273582180,0sleep10-21swapper/122:08:481
104182160,0sleep10-21swapper/123:54:101
219962150,0sleep10-21swapper/122:44:191
13562150,0sleep30-21swapper/321:33:453
100332140,0sleep20-21swapper/223:15:152
85012130,0sleep30-21swapper/323:14:443
138872130,0sleep00-21swapper/023:17:300
290599128,3cyclictest12-21ksoftirqd/023:05:150
2905991211,1cyclictest12-21ksoftirqd/022:05:020
2905991211,1cyclictest12-21ksoftirqd/019:20:010
2905991210,1cyclictest12-21ksoftirqd/000:00:000
291599119,1cyclictest34-21ksoftirqd/323:40:003
290599119,2cyclictest12-21ksoftirqd/021:35:120
290599119,1cyclictest12-21ksoftirqd/023:45:000
290599119,1cyclictest12-21ksoftirqd/022:15:020
290599119,1cyclictest12-21ksoftirqd/021:45:010
290599116,1cyclictest12-21ksoftirqd/000:00:000
2905991110,1cyclictest12-21ksoftirqd/022:00:020
290599110,1cyclictest141rcu_preempt19:30:000
290599108,2cyclictest12-21ksoftirqd/019:40:000
29059998,1cyclictest12-21ksoftirqd/022:45:000
29059998,1cyclictest12-21ksoftirqd/020:00:010
29059998,1cyclictest12-21ksoftirqd/000:30:000
29059991,1cyclictest141rcu_preempt00:35:120
18262290,0sleep10-21swapper/123:00:361
29485280,0sleep10-21swapper/123:26:241
29159980,0cyclictest141rcu_preempt22:05:123
29089980,1cyclictest20606-21ntp_states19:45:182
29069984,3cyclictest275-21systemd-journal00:18:041
29059987,1cyclictest12-21ksoftirqd/023:35:010
29059987,1cyclictest12-21ksoftirqd/021:20:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional