You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-10 - 15:41
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the highest latencies:
System rackcslot3.osadl.org (updated Tue Mar 10, 2026 12:43:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81770rcu_preempt29536-21cyclictest08:09:150
81730rcu_preempt29804-21if_wlan012:19:150
81730rcu_preempt13520-21df11:49:101
81730rcu_preempt13520-21df11:49:101
81720rcu_preempt8834-21sh10:39:111
81720rcu_preempt20285-21sh12:00:541
81720rcu_preempt0-21swapper/012:11:500
81720rcu_preempt0-21swapper/008:19:200
81710rcu_preempt10885-21diskstats11:44:111
81710rcu_preempt0-21swapper/111:41:571
81710rcu_preempt0-21swapper/111:09:091
81710rcu_preempt0-21swapper/107:09:211
81710rcu_preempt0-21swapper/012:00:220
81710rcu_preempt0-21swapper/010:19:140
81710rcu_preempt0-21swapper/008:29:180
81700rcu_preempt13162-21kworker/0:210:34:020
81700rcu_preempt0-21swapper/109:04:181
81700rcu_preempt0-21swapper/010:27:000
81690rcu_preempt31532-1kworker/0:2H09:36:380
81690rcu_preempt0-21swapper/111:03:501
81690rcu_preempt0-21swapper/012:36:290
81690rcu_preempt0-21swapper/012:29:180
81690rcu_preempt0-21swapper/010:55:110
81680rcu_preempt29907-21ssh10:18:171
81680rcu_preempt26918-1kworker/1:1H11:28:461
81680rcu_preempt26463-21sh11:12:220
81680rcu_preempt147950irq/31-eth0-tx-07:09:170
81680rcu_preempt0-21swapper/112:16:241
81680rcu_preempt0-21swapper/111:33:141
81680rcu_preempt0-21swapper/109:24:061
81680rcu_preempt0-21swapper/011:46:540
81670rcu_preempt9518-21ssh12:42:461
81670rcu_preempt12616-21rm10:44:591
81670rcu_preempt0-21swapper/011:56:430
81660rcu_preempt30254-21ssh11:19:140
81660rcu_preempt0-21swapper/107:54:451
81660rcu_preempt0-21swapper/007:54:580
81650rcu_preempt26510-21tr09:09:091
81650rcu_preempt0-21swapper/111:19:231
81640rcu_preempt26184-21timerandwakeup10:09:221
81640rcu_preempt18036-21ssh10:55:381
81640rcu_preempt0-21swapper/110:29:191
81630rcu_preempt3747-21ssh12:30:591
81630rcu_preempt0-21swapper/109:49:181
81630rcu_preempt0-21swapper/107:29:151
81630rcu_preempt0-21swapper/012:27:450
81630rcu_preempt0-21swapper/010:01:400
81630rcu_preempt0-21swapper/009:18:360
81630rcu_preempt0-21swapper/008:44:100
81630rcu_preempt0-21swapper/008:04:170
81620rcu_preempt7285-21ssh10:35:111
81620rcu_preempt5909-21ssh09:33:290
81620rcu_preempt29143-21ssh11:17:271
81620rcu_preempt27108-21ssh11:14:070
81620rcu_preempt0-21swapper/110:00:281
81620rcu_preempt0-21swapper/109:54:101
81620rcu_preempt0-21swapper/107:39:171
81620rcu_preempt0-21swapper/011:05:400
81610rcu_preempt5268-21ssh10:32:310
81610rcu_preempt4738-21ssh09:29:321
81610rcu_preempt30408-21tr10:19:071
81610rcu_preempt3-21ksoftirqd/009:51:190
81610rcu_preempt16108-21df_abs11:54:101
81610rcu_preempt10767-21ssh09:41:300
81610rcu_preempt0-21swapper/112:07:471
81610rcu_preempt0-21swapper/111:04:151
81610rcu_preempt0-21swapper/110:07:051
81610rcu_preempt0-21swapper/108:59:111
81610rcu_preempt0-21swapper/108:34:201
81610rcu_preempt0-21swapper/011:35:500
81610rcu_preempt0-21swapper/009:56:140
81610rcu_preempt0-21swapper/009:24:080
81610rcu_preempt0-21swapper/009:09:190
89850600irq/17-ehci_hcd111rcuc/010:04:110
81600rcu_preempt3-21ksoftirqd/012:40:130
81600rcu_preempt3-21ksoftirqd/010:12:060
81600rcu_preempt27528-21diskmemload12:06:220
81600rcu_preempt16162-21ssh10:53:221
81600rcu_preempt10933-21ssh10:43:200
81600rcu_preempt10589-21ssh09:40:491
81600rcu_preempt0-21swapper/112:23:011
81600rcu_preempt0-21swapper/109:20:191
81600rcu_preempt0-21swapper/108:19:121
81600rcu_preempt0-21swapper/108:08:011
81600rcu_preempt0-21swapper/107:34:181
81590rcu_preempt9450-21ssh11:40:390
81590rcu_preempt6080-21ssh12:34:501
81590rcu_preempt22553-21/usr/sbin/munin08:54:130
81590rcu_preempt2071-21ssh10:25:181
81590rcu_preempt12922-21ssh09:45:010
81590rcu_preempt0-21swapper/109:44:151
81590rcu_preempt0-21swapper/011:49:260
81590rcu_preempt0-21swapper/011:49:260
81590rcu_preempt0-21swapper/011:31:270
81580rcu_preempt29485-21ssh09:16:121
81580rcu_preempt26434-21munin-run12:13:561
81580rcu_preempt18621-21cron08:38:550
81580rcu_preempt0-21swapper/108:44:351
81580rcu_preempt0-21swapper/108:39:231
81580rcu_preempt0-21swapper/108:29:151
81580rcu_preempt0-21swapper/107:50:151
81580rcu_preempt0-21swapper/007:39:150
81570rcu_preempt8303-21ssh09:37:231
81570rcu_preempt681-21smartctl07:24:191
81570rcu_preempt13590-21ssh10:48:480
81570rcu_preempt0-21swapper/111:35:201
81570rcu_preempt0-21swapper/108:54:221
81570rcu_preempt0-21swapper/108:16:001
81570rcu_preempt0-21swapper/108:03:091
81570rcu_preempt0-21swapper/107:46:241
81570rcu_preempt0-21swapper/010:49:150
81570rcu_preempt0-21swapper/009:22:470
81570rcu_preempt0-21swapper/008:41:390
81570rcu_preempt0-21swapper/007:52:310
81570rcu_preempt0-21swapper/007:19:170
81560rcu_preempt26602-21ssh12:14:030
81560rcu_preempt21160-21ssh11:02:430
81560rcu_preempt0-21swapper/107:21:131
81560rcu_preempt0-21swapper/010:14:190
81560rcu_preempt0-21swapper/008:24:130
81560rcu_preempt0-21swapper/008:18:470
81550rcu_preempt0-21swapper/108:51:391
81550rcu_preempt0-21swapper/108:12:501
81550rcu_preempt0-21swapper/009:04:120
81540rcu_preempt0-21swapper/112:25:141
81540rcu_preempt0-21swapper/108:24:351
81540rcu_preempt0-21swapper/107:14:521
81540rcu_preempt0-21swapper/011:24:150
81540rcu_preempt0-21swapper/007:47:340
81520rcu_preempt0-21swapper/008:59:240
81520rcu_preempt0-21swapper/008:52:240
29538995047cyclictest945-21usb-storage07:34:180
81490rcu_preempt8905-21df_inode07:59:100
81490rcu_preempt0-21swapper/007:27:180
147850430irq/30-eth0-tx-945-21usb-storage07:17:040
81400rcu_preempt1303-21/usr/sbin/munin07:29:110
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional