You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-17 - 21:46
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackcslot3.osadl.org (updated Sun May 17, 2026 12:43:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81770rcu_preempt0-21swapper/011:16:450
81740rcu_preempt8971-21fw_forwarded_lo12:36:471
81730rcu_preempt11049-21kernelversion09:41:521
81730rcu_preempt0-21swapper/012:30:170
146650730irq/31-eth0-tx-41ktimersoftd/010:37:580
81720rcu_preempt29836-21df_abs10:16:451
81720rcu_preempt0-21swapper/011:23:070
81710rcu_preempt26495-1kworker/1:1H11:45:121
81700rcu_preempt9882-21ssh11:37:510
81700rcu_preempt29533-21ssh11:15:391
81700rcu_preempt23133-21wc08:56:561
81700rcu_preempt0-21swapper/112:06:431
81700rcu_preempt0-21swapper/110:31:571
81700rcu_preempt0-21swapper/010:25:070
81700rcu_preempt0-21swapper/009:14:150
81690rcu_preempt26495-1kworker/1:1H12:25:441
81690rcu_preempt16693-21cpu11:51:441
81690rcu_preempt0-21swapper/111:56:541
81690rcu_preempt0-21swapper/109:25:461
81690rcu_preempt0-21swapper/011:41:580
81690rcu_preempt0-21swapper/009:49:150
81690rcu_preempt0-21swapper/007:46:450
81690rcu_preempt0-21swapper/007:36:480
81680rcu_preempt6511-21sh11:31:560
81680rcu_preempt3466-21kworker/0:012:13:320
81680rcu_preempt32352-21kworker/1:007:06:561
81680rcu_preempt17627-21diskmemload10:52:040
81680rcu_preempt16985-21cron08:36:301
81680rcu_preempt0-21swapper/110:03:421
81670rcu_preempt414-21sed12:21:320
81670rcu_preempt3979-21ssh10:27:000
81670rcu_preempt332-21iwlist10:21:491
81670rcu_preempt19866-21timerwakeupswit09:56:581
81670rcu_preempt15340-21sh10:48:520
81670rcu_preempt13151-21munin-run08:21:301
81670rcu_preempt0-21swapper/111:09:431
81670rcu_preempt0-21swapper/110:54:341
81670rcu_preempt0-21swapper/109:16:591
81670rcu_preempt0-21swapper/109:14:051
81670rcu_preempt0-21swapper/009:19:470
81660rcu_preempt7593-21ssh10:35:100
81660rcu_preempt0-21swapper/112:34:041
81660rcu_preempt0-21swapper/110:56:501
81660rcu_preempt0-21swapper/108:41:441
81660rcu_preempt0-21swapper/009:59:140
81650rcu_preempt13692-21if_eth009:46:491
81650rcu_preempt0-21swapper/111:31:251
146250650irq/28-eth0-rx-41ktimersoftd/011:46:420
81640rcu_preempt6202-21ssh12:31:450
81640rcu_preempt0-21swapper/111:31:581
81630rcu_preempt5196-21df_abs09:31:451
81630rcu_preempt5067-21ssh10:30:591
81630rcu_preempt28386-21ssh10:12:571
81630rcu_preempt0-21swapper/112:26:561
81630rcu_preempt0-21swapper/107:11:531
81630rcu_preempt0-21swapper/012:04:120
81630rcu_preempt0-21swapper/011:52:470
81630rcu_preempt0-21swapper/011:07:290
81630rcu_preempt0-21swapper/009:41:430
27857996348cyclictest181ktimersoftd/109:01:571
81620rcu_preempt30897-21missed_timers12:16:520
81620rcu_preempt25840-21munin-run09:11:300
81620rcu_preempt12695-21ssh10:43:551
81620rcu_preempt0-21swapper/110:09:411
81620rcu_preempt0-21swapper/108:30:271
81620rcu_preempt0-21swapper/108:30:271
81610rcu_preempt4341-21sh09:30:131
81610rcu_preempt0-21swapper/112:18:161
81610rcu_preempt0-21swapper/109:56:281
81600rcu_preempt3-21ksoftirqd/009:34:280
81600rcu_preempt1975-21rm11:23:341
81600rcu_preempt0-21swapper/107:51:481
81600rcu_preempt0-21swapper/107:46:511
81600rcu_preempt0-21swapper/008:06:570
81600rcu_preempt0-21swapper/007:10:180
81590rcu_preempt27226-21ssh12:11:180
81590rcu_preempt15617-21ssh11:48:511
81590rcu_preempt15186-21ssh10:48:211
81590rcu_preempt0-21swapper/112:13:571
81590rcu_preempt0-21swapper/112:02:091
81590rcu_preempt0-21swapper/111:40:151
81590rcu_preempt0-21swapper/111:19:411
81590rcu_preempt0-21swapper/110:38:001
81590rcu_preempt0-21swapper/109:38:381
81590rcu_preempt0-21swapper/108:51:461
81590rcu_preempt0-21swapper/108:21:501
81590rcu_preempt0-21swapper/107:26:521
81590rcu_preempt0-21swapper/009:36:480
81590rcu_preempt0-21swapper/008:36:460
81590rcu_preempt0-21swapper/008:21:540
81590rcu_preempt0-21swapper/008:11:570
81580rcu_preempt4080-21ssh09:29:270
81580rcu_preempt31517-21ssh10:19:170
81580rcu_preempt28542-21ssh10:13:250
81580rcu_preempt23530-21ssh11:04:001
81580rcu_preempt0-21swapper/011:05:590
81580rcu_preempt0-21swapper/010:02:190
81570rcu_preempt31846-21ssh09:21:410
81570rcu_preempt25964-21ssh10:08:530
81570rcu_preempt17662-21ssh09:53:200
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional