You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-04 - 18:46
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the highest latencies:
System rackcslot3.osadl.org (updated Tue Aug 04, 2026 12:43:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81900rcu_preempt23088-21ssh11:14:321
146650820irq/31-eth0-tx-0-21swapper/010:33:140
81730rcu_preempt30385-21diskstats12:28:251
81730rcu_preempt26531-21ssh12:21:081
81730rcu_preempt22488-21ntp_offset09:13:321
81730rcu_preempt22057-21ssh12:13:220
81730rcu_preempt16488-21diskstats11:03:251
81730rcu_preempt0-21swapper/011:48:240
81720rcu_preempt19-21ksoftirqd/110:50:071
81710rcu_preempt24972-21cyclictest12:05:161
81710rcu_preempt21816-21ssh10:13:270
81710rcu_preempt0-21swapper/111:45:541
81710rcu_preempt0-21swapper/110:25:001
81710rcu_preempt0-21swapper/107:18:341
81700rcu_preempt27353-21/usr/sbin/munin11:23:261
81700rcu_preempt22891-21diskmemload09:58:211
81700rcu_preempt22891-21diskmemload09:53:211
81700rcu_preempt0-21swapper/109:33:211
81700rcu_preempt0-21swapper/010:07:550
81690rcu_preempt6420-21sh09:44:491
81690rcu_preempt12034-21ssh09:55:350
81690rcu_preempt0-21swapper/110:43:311
81690rcu_preempt0-21swapper/011:24:530
81690rcu_preempt0-21swapper/011:08:340
81680rcu_preempt4517-21sh09:42:460
81680rcu_preempt21632-21apt-get11:13:210
81680rcu_preempt21363-21ssh12:11:431
81680rcu_preempt20154-21ssh11:09:011
81680rcu_preempt19965-21ssh10:09:321
81680rcu_preempt0-21swapper/110:56:001
81680rcu_preempt0-21swapper/110:15:581
81670rcu_preempt32174-21ssh11:32:331
81670rcu_preempt24248-21irqstats07:13:281
81670rcu_preempt10262-21munin-run08:28:080
81670rcu_preempt0-21swapper/112:47:561
81670rcu_preempt0-21swapper/112:27:511
81670rcu_preempt0-21swapper/109:48:111
81670rcu_preempt0-21swapper/109:38:331
81670rcu_preempt0-21swapper/012:06:550
81670rcu_preempt0-21swapper/009:33:300
81660rcu_preempt5020-21ssh11:42:081
81660rcu_preempt5009-21ssh12:41:171
81660rcu_preempt25607-21ssh09:22:251
81660rcu_preempt17646-21ssh10:05:411
81660rcu_preempt10868-21/usr/sbin/munin11:53:091
81660rcu_preempt0-21swapper/112:13:301
81660rcu_preempt0-21swapper/111:33:351
81660rcu_preempt0-21swapper/111:01:511
81660rcu_preempt0-21swapper/110:42:571
81660rcu_preempt0-21swapper/110:37:561
81650rcu_preempt26041-21ssh10:21:021
81650rcu_preempt0-21swapper/109:28:281
81650rcu_preempt0-21swapper/109:03:261
81650rcu_preempt0-21swapper/108:58:261
81650rcu_preempt0-21swapper/108:16:411
81650rcu_preempt0-21swapper/108:08:301
81640rcu_preempt26868-21munin-run11:23:090
81640rcu_preempt15223-21ssh11:59:421
81640rcu_preempt13525-21missed_timers08:38:300
81640rcu_preempt0-21swapper/111:53:301
81640rcu_preempt0-21swapper/111:21:561
81640rcu_preempt0-21swapper/110:28:261
81640rcu_preempt0-21swapper/012:11:010
81640rcu_preempt0-21swapper/011:54:350
81630rcu_preempt4788-21ntpdc08:03:311
81630rcu_preempt28394-21ssh09:27:061
81630rcu_preempt0-21swapper/108:53:201
81630rcu_preempt0-21swapper/108:28:261
81630rcu_preempt0-21swapper/108:23:001
81630rcu_preempt0-21swapper/107:53:561
81630rcu_preempt0-21swapper/107:35:231
81630rcu_preempt0-21swapper/011:45:130
81630rcu_preempt0-21swapper/010:38:220
81630rcu_preempt0-21swapper/009:49:440
81620rcu_preempt0-21swapper/112:33:261
81620rcu_preempt0-21swapper/107:43:301
81620rcu_preempt0-21swapper/107:24:471
81610rcu_preempt0-21swapper/012:40:260
81610rcu_preempt0-21swapper/012:23:260
81610rcu_preempt0-21swapper/011:35:500
81610rcu_preempt0-21swapper/009:58:290
81600rcu_preempt0-21swapper/009:46:250
81600rcu_preempt0-21swapper/009:16:500
81590rcu_preempt9972-21ssh10:51:180
81590rcu_preempt7124-21ssh12:44:080
81590rcu_preempt1948-21ssh12:34:520
81590rcu_preempt0-21swapper/107:32:181
81590rcu_preempt0-21swapper/007:13:110
81580rcu_preempt31048-21ssh11:28:560
81580rcu_preempt27015-21strings07:23:300
81580rcu_preempt0-21swapper/010:54:310
81580rcu_preempt0-21swapper/010:21:230
81570rcu_preempt6700-21ssh10:44:140
81570rcu_preempt30848-21ssh12:28:310
81570rcu_preempt13324-21cat08:38:271
81570rcu_preempt0-21swapper/011:07:300
81570rcu_preempt0-21swapper/009:31:410
146650570irq/31-eth0-tx-41ktimersoftd/009:18:260
89950560irq/17-ehci_hcd2280-21ntp_kernel_pll_07:53:320
81560rcu_preempt8328-21if_eth108:18:280
81560rcu_preempt2192-21snmpd08:47:441
81560rcu_preempt20199-21ssh10:10:200
81560rcu_preempt15516-21ssh11:01:210
81560rcu_preempt0-21swapper/011:38:380
81560rcu_preempt0-21swapper/009:28:080
81560rcu_preempt0-21swapper/008:33:250
81560rcu_preempt0-21swapper/007:20:000
81550rcu_preempt15174-21ssh11:59:320
81550rcu_preempt0-21swapper/009:02:230
81550rcu_preempt0-21swapper/008:16:210
81550rcu_preempt0-21swapper/007:35:080
146650550irq/31-eth0-tx-0-21swapper/109:10:221
81540rcu_preempt3418-21ls07:58:281
81540rcu_preempt28184-21ssh10:24:070
81540rcu_preempt16969-21df_inode08:53:220
81540rcu_preempt0-21swapper/010:32:510
81540rcu_preempt0-21swapper/009:08:290
24974995448cyclictest945-21usb-storage08:28:330
81530rcu_preempt5850-21irqstats08:08:280
81530rcu_preempt15313-21latency_hist08:48:081
81530rcu_preempt0-21swapper/012:21:180
81530rcu_preempt0-21swapper/007:38:320
81520rcu_preempt31265-21cron07:43:071
81520rcu_preempt0-21swapper/008:06:510
81520rcu_preempt0-21swapper/007:46:510
81510rcu_preempt716-21irqstats07:48:290
81510rcu_preempt0-21swapper/007:58:560
24974995148cyclictest945-21usb-storage08:48:080
81500rcu_preempt9005-21latency_hist08:23:091
81500rcu_preempt0-21swapper/007:31:360
24975995047cyclictest945-21usb-storage08:34:561
24975995047cyclictest945-21usb-storage07:52:301
81490rcu_preempt0-21swapper/008:47:400
24974994845cyclictest945-21usb-storage09:03:280
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional