You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-28 - 04:40
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the highest latencies:
System rackcslot3.osadl.org (updated Sat Mar 28, 2026 00:43:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81760rcu_preempt14564-21ntpq23:50:051
81750rcu_preempt5681-21df_abs21:29:560
81750rcu_preempt29511-21diskmemload22:04:551
81750rcu_preempt0-21swapper/119:10:501
81740rcu_preempt23482-21cut23:05:041
81730rcu_preempt23768-21if_eth120:50:031
81720rcu_preempt0-21swapper/122:22:001
81710rcu_preempt6160-21df23:34:580
81710rcu_preempt28915-21ssh22:14:390
81710rcu_preempt27677-1kworker/0:0H23:34:320
81710rcu_preempt1531-21sh22:24:140
81710rcu_preempt0-21swapper/022:15:020
81700rcu_preempt5476-21ssh00:37:150
81700rcu_preempt3859-1kworker/0:1H22:54:350
81700rcu_preempt32271-21ssh00:25:440
81700rcu_preempt31782-21ssh21:17:580
81700rcu_preempt29511-21diskmemload22:48:171
81700rcu_preempt0-21swapper/122:34:251
81700rcu_preempt0-21swapper/023:20:170
81700rcu_preempt0-21swapper/019:49:420
81690rcu_preempt31677-21ssh21:17:381
81690rcu_preempt21983-1kworker/1:1H23:24:261
81690rcu_preempt0-21swapper/100:21:531
81690rcu_preempt0-21swapper/023:10:080
81690rcu_preempt0-21swapper/022:39:520
81680rcu_preempt29511-21diskmemload22:01:501
81680rcu_preempt26833-21threads21:00:090
81680rcu_preempt19547-21sh22:58:210
81680rcu_preempt0-21swapper/122:41:141
81680rcu_preempt0-21swapper/023:57:260
81670rcu_preempt3420-21if_eth121:25:001
81670rcu_preempt11721-21open_inodes21:40:061
81670rcu_preempt11721-21open_inodes21:40:061
81670rcu_preempt0-21swapper/123:33:201
81670rcu_preempt0-21swapper/121:50:331
81670rcu_preempt0-21swapper/121:35:541
81660rcu_preempt14378-21idleruntime-cro20:14:421
81660rcu_preempt0-21swapper/000:41:200
81660rcu_preempt0-21swapper/000:20:000
81650rcu_preempt29518-21munin-run21:14:420
81650rcu_preempt24613-21if_eth100:10:030
81650rcu_preempt0-21swapper/123:15:541
81650rcu_preempt0-21swapper/100:05:591
81650rcu_preempt0-21swapper/000:08:470
81640rcu_preempt3596-21ssh22:26:550
81640rcu_preempt0-21swapper/120:21:211
81640rcu_preempt0-21swapper/100:04:271
81640rcu_preempt0-21swapper/022:08:200
81630rcu_preempt7117-21ssh22:34:541
81630rcu_preempt30311-21ssh22:15:191
81630rcu_preempt18728-21ssh21:54:541
81630rcu_preempt15969-21grep22:50:081
81630rcu_preempt13621-21munin-run23:49:430
81620rcu_preempt773-21ssh00:29:031
81620rcu_preempt7411-21cat22:34:590
81620rcu_preempt7329-21ssh23:35:431
81620rcu_preempt3706-21ssh00:34:501
81620rcu_preempt2144-21ssh21:22:481
81620rcu_preempt14589-21kworker/0:119:10:070
81620rcu_preempt0-21swapper/123:00:471
81620rcu_preempt0-21swapper/120:15:091
81620rcu_preempt0-21swapper/119:15:011
81620rcu_preempt0-21swapper/020:24:560
81620rcu_preempt0-21swapper/019:29:550
81620rcu_preempt0-21swapper/000:30:060
81610rcu_preempt7767-21ssh21:33:581
81610rcu_preempt7270-21if_err_eth119:45:011
81610rcu_preempt660-21df_abs19:19:570
81610rcu_preempt29511-21diskmemload21:20:130
81610rcu_preempt0-21swapper/122:11:161
81610rcu_preempt0-21swapper/121:45:501
81610rcu_preempt0-21swapper/119:49:581
81610rcu_preempt0-21swapper/119:40:041
81610rcu_preempt0-21swapper/100:43:511
81610rcu_preempt0-21swapper/020:19:530
81610rcu_preempt0-21swapper/019:34:550
81610rcu_preempt0-21swapper/019:14:550
81600rcu_preempt28509-21latency23:15:040
81600rcu_preempt24120-21ssh00:09:461
81600rcu_preempt1912-21ssh23:25:181
81600rcu_preempt0-21swapper/022:30:080
81600rcu_preempt0-21swapper/021:50:110
89450590irq/17-ehci_hcd3-21ksoftirqd/019:40:040
81590rcu_preempt5182-21ssh21:29:120
81590rcu_preempt26797-21ssh23:11:251
81590rcu_preempt22858-21ps20:45:041
81590rcu_preempt15484-21ssh21:48:180
81590rcu_preempt12826-21ssh23:46:541
81590rcu_preempt0-21swapper/123:55:411
81590rcu_preempt0-21swapper/123:41:491
81590rcu_preempt0-21swapper/122:27:221
81590rcu_preempt0-21swapper/120:59:591
81590rcu_preempt0-21swapper/120:24:571
81590rcu_preempt0-21swapper/119:37:111
81590rcu_preempt0-21swapper/100:30:171
81580rcu_preempt27361-21df_abs21:04:570
81580rcu_preempt18837-21ssh22:55:591
81580rcu_preempt12129-21df20:04:561
81580rcu_preempt0-21swapper/120:56:501
81580rcu_preempt0-21swapper/023:27:150
81580rcu_preempt0-21swapper/021:36:270
81570rcu_preempt3359-21fw_conntrack19:29:581
81570rcu_preempt27696-21ssh00:16:121
81570rcu_preempt24577-21grep20:54:430
81570rcu_preempt12765-21ssh22:44:570
81570rcu_preempt0-21swapper/120:34:531
81570rcu_preempt0-21swapper/023:49:450
81570rcu_preempt0-21swapper/023:43:180
81570rcu_preempt0-21swapper/021:41:180
81570rcu_preempt0-21swapper/021:41:180
31541995743cyclictest181ktimersoftd/120:00:091
81560rcu_preempt18775-21irqstats20:30:041
81560rcu_preempt18445-21grep20:29:580
81560rcu_preempt0-21swapper/023:05:090
81560rcu_preempt0-21swapper/022:01:100
81560rcu_preempt0-21swapper/021:56:410
81560rcu_preempt0-21swapper/019:55:000
81550rcu_preempt20321-21ssh00:01:190
81550rcu_preempt10427-21ls19:55:081
81550rcu_preempt0-21swapper/121:09:021
81550rcu_preempt0-21swapper/120:41:211
81550rcu_preempt0-21swapper/020:34:490
81540rcu_preempt21627-21ssh23:01:130
81540rcu_preempt0-21swapper/020:47:410
81540rcu_preempt0-21swapper/020:40:010
81540rcu_preempt0-21swapper/019:25:010
81540rcu_preempt0-21swapper/000:19:070
81530rcu_preempt0-21swapper/020:10:010
81520rcu_preempt24062-21ntpq20:50:060
81520rcu_preempt14522-21cpu20:14:550
81520rcu_preempt0-21swapper/019:51:100
81510rcu_preempt0-21swapper/020:05:500
81500rcu_preempt29114-21ntp_states21:10:061
31541994542cyclictest945-21usb-storage19:19:571
3154099452cyclictest0-21swapper/020:03:210
147950370irq/31-eth0-tx-0-21swapper/119:25:031
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional