You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-17 - 21:45
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the highest latencies:
System rackcslot3.osadl.org (updated Wed Dec 17, 2025 12:43:25)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81750rcu_preempt0-21swapper/110:28:311
81710rcu_preempt7666-21df_abs07:45:221
81710rcu_preempt27091-21netstat09:55:291
81710rcu_preempt24727-21sh09:51:410
81700rcu_preempt28859-21diskmemload10:56:081
81690rcu_preempt11549-21df_abs11:10:221
89850680irq/17-ehci_hcd0-21swapper/109:35:381
81680rcu_preempt31693-21sh10:02:340
81680rcu_preempt28859-21diskmemload11:58:240
81680rcu_preempt28859-21diskmemload10:41:121
81680rcu_preempt0-21swapper/112:25:281
81680rcu_preempt0-21swapper/111:00:091
81680rcu_preempt0-21swapper/012:25:270
81680rcu_preempt0-21swapper/010:40:090
81670rcu_preempt30004-21fw_forwarded_lo07:05:371
81670rcu_preempt28859-21diskmemload10:45:121
81670rcu_preempt0-21swapper/009:10:430
81660rcu_preempt28859-21diskmemload10:51:521
81660rcu_preempt18978-21ssh09:43:401
81660rcu_preempt0-21swapper/111:23:481
81660rcu_preempt0-21swapper/111:07:041
81660rcu_preempt0-21swapper/108:45:301
81660rcu_preempt0-21swapper/010:30:500
89850650irq/17-ehci_hcd41ktimersoftd/012:12:250
81650rcu_preempt8018-21ntp_states10:15:310
81650rcu_preempt28859-21diskmemload12:18:311
81650rcu_preempt28627-21ssh10:46:150
81650rcu_preempt20878-1kworker/1:2H11:44:221
81650rcu_preempt11936-21rm09:32:331
81650rcu_preempt0-21swapper/110:35:571
81650rcu_preempt0-21swapper/012:32:360
81650rcu_preempt0-21swapper/009:40:560
81650rcu_preempt0-21swapper/009:20:330
81640rcu_preempt0-21swapper/112:14:041
81640rcu_preempt0-21swapper/110:12:221
81640rcu_preempt0-21swapper/109:13:081
81630rcu_preempt7847-21ssh10:15:291
81630rcu_preempt6901-21forks09:25:251
81630rcu_preempt31120-21tr07:10:291
81630rcu_preempt19-21ksoftirqd/112:20:271
81630rcu_preempt12458-21munin-run08:05:091
81630rcu_preempt0-21swapper/110:06:471
81630rcu_preempt0-21swapper/008:10:260
81630rcu_preempt0-21swapper/007:05:380
81620rcu_preempt4174-21proc_pri09:20:331
81620rcu_preempt18391-21munin-run12:10:090
81620rcu_preempt14609-21ssh11:15:111
81620rcu_preempt0-21swapper/112:37:281
81620rcu_preempt0-21swapper/112:06:331
81620rcu_preempt0-21swapper/110:03:591
81610rcu_preempt7340-21sshd07:43:041
81610rcu_preempt21278-21munin-run08:40:080
81610rcu_preempt12664-21memory12:00:290
81610rcu_preempt0-21swapper/111:54:371
81610rcu_preempt0-21swapper/107:20:321
81610rcu_preempt0-21swapper/010:10:370
81600rcu_preempt0-21swapper/112:31:101
81600rcu_preempt0-21swapper/112:00:491
81600rcu_preempt0-21swapper/111:33:581
81600rcu_preempt0-21swapper/109:45:521
81600rcu_preempt0-21swapper/109:00:261
81600rcu_preempt0-21swapper/108:10:331
81600rcu_preempt0-21swapper/108:08:471
81600rcu_preempt0-21swapper/011:54:250
81600rcu_preempt0-21swapper/010:50:590
81590rcu_preempt2985-21ssh09:19:540
81590rcu_preempt0-21swapper/111:56:431
81590rcu_preempt0-21swapper/109:05:251
81590rcu_preempt0-21swapper/107:50:311
81590rcu_preempt0-21swapper/107:39:141
81590rcu_preempt0-21swapper/011:38:460
81590rcu_preempt0-21swapper/011:20:490
81590rcu_preempt0-21swapper/011:17:200
81590rcu_preempt0-21swapper/011:12:050
81580rcu_preempt4506-21sendmail11:00:090
81580rcu_preempt3700-21latency_hist07:30:091
81580rcu_preempt0-21swapper/111:39:451
81580rcu_preempt0-21swapper/109:51:521
81580rcu_preempt0-21swapper/108:50:231
81580rcu_preempt0-21swapper/108:25:261
81580rcu_preempt0-21swapper/011:33:120
81580rcu_preempt0-21swapper/010:20:320
81580rcu_preempt0-21swapper/009:39:400
81580rcu_preempt0-21swapper/009:25:220
81580rcu_preempt0-21swapper/008:30:270
81570rcu_preempt23138-21ssh11:27:121
81570rcu_preempt19466-21ssh10:33:071
81570rcu_preempt1846-21ssh09:17:111
81570rcu_preempt11793-21ssh10:20:351
81570rcu_preempt0-21swapper/108:17:381
81570rcu_preempt0-21swapper/107:19:141
81570rcu_preempt0-21swapper/012:22:070
81570rcu_preempt0-21swapper/012:17:150
81570rcu_preempt0-21swapper/011:46:250
81570rcu_preempt0-21swapper/011:01:020
81570rcu_preempt0-21swapper/010:07:300
81560rcu_preempt27903-21ssh09:56:250
81560rcu_preempt15313-21ssh10:26:060
81560rcu_preempt12709-21ssh09:34:250
81560rcu_preempt10631-21ssh11:08:520
81560rcu_preempt0-21swapper/111:46:501
81560rcu_preempt0-21swapper/012:36:590
81560rcu_preempt0-21swapper/010:35:510
81560rcu_preempt0-21swapper/008:15:310
81560rcu_preempt0-21swapper/007:20:230
81550rcu_preempt661-21ssh11:42:250
81550rcu_preempt22588-21ssh09:49:270
81550rcu_preempt0-21swapper/108:23:591
81550rcu_preempt0-21swapper/107:55:251
81550rcu_preempt0-21swapper/008:55:320
81550rcu_preempt0-21swapper/007:15:240
81540rcu_preempt26289-21/usr/sbin/munin08:55:351
81540rcu_preempt22114-21ssh11:25:320
81540rcu_preempt0-21swapper/009:05:490
81540rcu_preempt0-21swapper/007:45:250
81530rcu_preempt0-21swapper/108:38:051
81530rcu_preempt0-21swapper/009:00:330
81530rcu_preempt0-21swapper/008:53:090
81530rcu_preempt0-21swapper/008:40:320
147650520irq/28-eth0-rx-41ktimersoftd/008:07:150
81510rcu_preempt0-21swapper/008:22:570
81510rcu_preempt0-21swapper/007:15:070
30893994946cyclictest945-21usb-storage08:00:280
81480rcu_preempt9478-21ntp_states07:50:300
81480rcu_preempt4280-21memory07:30:270
81480rcu_preempt0-21swapper/007:36:590
30893994846cyclictest945-21usb-storage07:25:210
81470rcu_preempt0-21swapper/107:29:071
30893994745cyclictest945-21usb-storage07:43:000
30893994542cyclictest945-21usb-storage08:47:000
30893994542cyclictest945-21usb-storage08:30:000
30894994441cyclictest945-21usb-storage08:30:241
30893994138cyclictest945-21usb-storage07:55:250
30894993734cyclictest945-21usb-storage08:40:221
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional