You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-04 - 20:15
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3.osadl.org (updated Thu Jun 04, 2026 12:43:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81850rcu_preempt12930-21fw_packets09:18:171
81790rcu_preempt0-21swapper/012:19:240
81740rcu_preempt0-21swapper/110:23:181
81740rcu_preempt0-21swapper/012:33:360
81720rcu_preempt30027-21ssh09:48:250
81720rcu_preempt0-21swapper/111:43:291
81710rcu_preempt17533-21ssh11:25:181
81710rcu_preempt10949-21memory07:08:210
81710rcu_preempt0-21swapper/009:29:420
81710rcu_preempt0-21swapper/007:53:200
81700rcu_preempt6656-21sh10:05:081
81700rcu_preempt17075-21sh12:23:401
81700rcu_preempt16700-21sh09:23:351
81700rcu_preempt0-21swapper/110:33:241
81690rcu_preempt0-21swapper/112:07:141
81690rcu_preempt0-21swapper/111:57:271
81690rcu_preempt0-21swapper/107:38:121
81680rcu_preempt9486-21diskmemload11:31:370
81680rcu_preempt9486-21diskmemload09:31:301
81680rcu_preempt30497-21munin-run08:28:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional