You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-08-29 - 14:36
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3.osadl.org (updated Fri Aug 29, 2025 00:43:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
89950820irq/17-ehci_hcd945-21usb-storage21:48:181
141250810irq/30-eth0-tx-945-21usb-storage19:11:250
81780rcu_preempt0-21swapper/123:23:091
81770rcu_preempt0-21swapper/119:09:221
89950760irq/17-ehci_hcd945-21usb-storage22:29:221
81760rcu_preempt30179-21ls19:18:021
81750rcu_preempt14909-21users22:53:171
81740rcu_preempt19-21ksoftirqd/121:25:001
81730rcu_preempt4275-21df_abs19:43:031
81720rcu_preempt2977-21uname21:28:090
81720rcu_preempt0-21swapper/023:33:100
81710rcu_preempt0-21swapper/123:33:031
81710rcu_preempt0-21swapper/122:38:161
81710rcu_preempt0-21swapper/022:53:100
81710rcu_preempt0-21swapper/000:18:140
81700rcu_preempt0-21swapper/123:58:061
81700rcu_preempt0-21swapper/121:43:151
81700rcu_preempt0-21swapper/121:13:091
81700rcu_preempt0-21swapper/120:38:001
81700rcu_preempt0-21swapper/022:43:360
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional