You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-31 - 18:34

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Sun May 31, 2026 12:43:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
181082325318,5sleep00-21swapper/007:08:090
181152318303,5sleep20-21swapper/207:08:162
182322316309,5sleep30-21swapper/307:09:453
182452315307,5sleep10-21swapper/107:09:551
18518992970,296cyclictest24508-21kworker/u16:3+efi_rts_wq09:35:143
18516992970,296cyclictest24508-21kworker/u16:3+efi_rts_wq09:45:131
18518992960,295cyclictest25364-21kworker/u16:0+efi_rts_wq11:45:133
18518992950,294cyclictest10759-21kworker/u16:0+efi_rts_wq07:15:133
18515992950,294cyclictest10759-21kworker/u16:0+efi_rts_wq07:15:120
18517992940,293cyclictest10759-21kworker/u16:0+efi_rts_wq08:45:132
18517992940,293cyclictest10759-21kworker/u16:0+efi_rts_wq07:55:132
18518992920,291cyclictest25364-21kworker/u16:0+efi_rts_wq10:20:133
18518992920,291cyclictest24508-21kworker/u16:3+efi_rts_wq09:45:133
18516992920,291cyclictest25364-21kworker/u16:0+efi_rts_wq10:22:361
18516992920,291cyclictest24508-21kworker/u16:3+efi_rts_wq10:05:141
18516992920,291cyclictest24508-21kworker/u16:3+efi_rts_wq08:22:141
18515992910,290cyclictest14996-21kworker/u16:2+efi_rts_wq09:50:120
18518992900,289cyclictest32689-21kworker/u16:1+efi_rts_wq12:20:123
18518992900,289cyclictest10759-21kworker/u16:0+efi_rts_wq09:10:123
18515992900,289cyclictest14996-21kworker/u16:2+efi_rts_wq10:37:390
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional