You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-09-18 - 02:26

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Wed Sep 17, 2025 12:43:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
78092333311,5sleep10-21swapper/107:05:081
94072318304,11sleep00-21swapper/007:06:550
94252314307,4sleep30-21swapper/307:07:103
93382314307,5sleep20-21swapper/207:06:052
9911992950,294cyclictest28971-21kworker/u16:0+efi_rts_wq08:20:140
9911992950,294cyclictest23198-21kworker/u16:2+efi_rts_wq10:30:150
9913992940,293cyclictest28971-21kworker/u16:0+efi_rts_wq08:30:112
9914992930,292cyclictest23198-21kworker/u16:2+efi_rts_wq10:20:153
9913992930,292cyclictest5239-21kworker/u16:1+efi_rts_wq08:40:172
9914992910,290cyclictest28971-21kworker/u16:0+efi_rts_wq08:30:113
9911992910,289cyclictest26085-21kworker/u16:1+efi_rts_wq12:00:130
9914992900,287cyclictest26085-21kworker/u16:1+efi_rts_wq12:10:123
9911992890,288cyclictest5239-21kworker/u16:1+efi_rts_wq08:56:540
9914992850,284cyclictest17798-21kworker/u16:3+efi_rts_wq12:35:153
9911992850,284cyclictest5239-21kworker/u16:1+efi_rts_wq09:01:540
9914992840,283cyclictest17623-21kworker/u16:2+efi_rts_wq09:06:553
9912992840,282cyclictest1912-21kworker/u16:1+efi_rts_wq10:45:141
9914992830,282cyclictest6940-21kworker/u16:2+efi_rts_wq11:25:153
9913992830,282cyclictest28971-21kworker/u16:0+efi_rts_wq08:25:152
9913992820,281cyclictest17623-21kworker/u16:2+efi_rts_wq09:05:162
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional