You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-08-30 - 00:56

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Fri Aug 29, 2025 12:43:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
319782324317,5sleep30-21swapper/307:08:393
318302319304,5sleep00-21swapper/007:06:420
319362315307,5sleep10-21swapper/107:08:041
317382313305,5sleep20-21swapper/207:05:322
32355992960,295cyclictest5111-21kworker/u16:0+efi_rts_wq07:27:143
32354992960,295cyclictest5111-21kworker/u16:0+efi_rts_wq10:10:112
32354992960,295cyclictest24081-21kworker/u16:1+efi_rts_wq11:40:132
32355992950,294cyclictest24081-21kworker/u16:1+efi_rts_wq12:03:023
32353992930,292cyclictest21028-21kworker/u16:2+efi_rts_wq08:40:191
32355992920,291cyclictest21028-21kworker/u16:2+efi_rts_wq08:00:143
32355992910,290cyclictest5111-21kworker/u16:0+efi_rts_wq10:40:123
32353992910,290cyclictest21028-21kworker/u16:2+efi_rts_wq09:05:131
32355992870,286cyclictest5111-21kworker/u16:0+efi_rts_wq09:00:143
32353992870,286cyclictest5111-21kworker/u16:0+efi_rts_wq10:02:411
32353992850,284cyclictest21028-21kworker/u16:2+efi_rts_wq07:57:191
32352992840,283cyclictest24081-21kworker/u16:1+efi_rts_wq11:00:140
32355992830,282cyclictest5111-21kworker/u16:0+efi_rts_wq09:10:123
32353992830,282cyclictest21028-21kworker/u16:2+efi_rts_wq07:52:191
32353992820,281cyclictest5111-21kworker/u16:0+efi_rts_wq07:10:141
32354992800,279cyclictest21028-21kworker/u16:2+efi_rts_wq10:25:182
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional