You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-12 - 15:08

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Wed Nov 12, 2025 00:43:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
55092317303,5sleep10-21swapper/119:09:411
52102317310,5sleep20-21swapper/219:05:532
54572315308,4sleep00-21swapper/019:09:030
53932315307,5sleep30-21swapper/319:08:153
5799993010,300cyclictest15218-21kworker/u16:3+efi_rts_wq20:25:122
5800993000,299cyclictest4531-21kworker/u16:2+efi_rts_wq20:24:453
5798993000,299cyclictest15183-21kworker/u16:0+efi_rts_wq23:50:211
5800992960,294cyclictest12667-21kworker/u16:3+efi_rts_wq23:10:133
5798992960,295cyclictest15183-21kworker/u16:0+efi_rts_wq00:10:141
5798992960,294cyclictest4531-21kworker/u16:2+efi_rts_wq21:00:151
5797992960,293cyclictest15218-21kworker/u16:3+efi_rts_wq22:00:130
5800992950,294cyclictest15218-21kworker/u16:3+efi_rts_wq20:50:183
5799992950,294cyclictest4531-21kworker/u16:2+efi_rts_wq19:40:152
5800992940,293cyclictest4531-21kworker/u16:2+efi_rts_wq22:25:053
5800992940,293cyclictest4531-21kworker/u16:2+efi_rts_wq22:25:043
5797992940,293cyclictest15218-21kworker/u16:3+efi_rts_wq19:25:120
5798992921,290cyclictest4531-21kworker/u16:2+efi_rts_wq19:50:131
5798992920,291cyclictest15218-21kworker/u16:3+efi_rts_wq20:54:481
5798992910,290cyclictest15218-21kworker/u16:3+efi_rts_wq19:10:151
5800992900,289cyclictest4531-21kworker/u16:2+efi_rts_wq22:35:153
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional