You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-12 - 16:52

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Fri Dec 12, 2025 00:43:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
121092318303,5sleep00-21swapper/019:05:590
121692316310,4sleep30-21swapper/319:06:463
123302315308,4sleep20-21swapper/219:08:502
121102315308,4sleep10-21swapper/119:06:011
12689993030,302cyclictest32031-21kworker/u16:2+efi_rts_wq21:20:172
12689993000,299cyclictest32031-21kworker/u16:2+efi_rts_wq20:40:132
12688993000,299cyclictest8964-21kworker/u16:2+efi_rts_wq00:20:391
12688993000,298cyclictest10338-21kworker/u16:0+efi_rts_wq22:10:141
12690992990,298cyclictest8549-21kworker/u16:0+efi_rts_wq23:30:143
12690992990,298cyclictest32031-21kworker/u16:2+efi_rts_wq19:55:143
12690992980,297cyclictest32031-21kworker/u16:2+efi_rts_wq22:15:153
12689992980,297cyclictest8964-21kworker/u16:2+efi_rts_wq00:30:162
12689992970,296cyclictest32031-21kworker/u16:2+efi_rts_wq19:59:542
12690992960,295cyclictest13621-21kworker/u16:3+efi_rts_wq23:05:143
12689992950,294cyclictest32031-21kworker/u16:2+efi_rts_wq20:50:162
12688992950,294cyclictest8549-21kworker/u16:0+efi_rts_wq00:25:171
12690992940,292cyclictest32031-21kworker/u16:2+efi_rts_wq22:55:143
12690992940,292cyclictest13621-21kworker/u16:3+efi_rts_wq23:10:163
12690992930,292cyclictest10338-21kworker/u16:0+efi_rts_wq20:40:003
12688992930,292cyclictest750-21kworker/u16:3+efi_rts_wq22:40:221
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional