You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-04 - 23:51

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Sun May 04, 2025 12:43:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
212962331324,5sleep00-21swapper/007:08:390
212622321307,5sleep30-21swapper/307:08:133
213082316309,5sleep20-21swapper/207:08:482
210852314306,5sleep10-21swapper/107:05:551
21663993120,311cyclictest1574-21kworker/u16:1+efi_rts_wq07:55:141
21664993080,307cyclictest1574-21kworker/u16:1+efi_rts_wq11:45:122
21662993080,307cyclictest1574-21kworker/u16:1+efi_rts_wq08:15:180
21665993070,306cyclictest21341-21kworker/u16:0+efi_rts_wq12:15:123
21662993070,306cyclictest1574-21kworker/u16:1+efi_rts_wq07:45:170
21665993060,305cyclictest29418-21kworker/u16:0+efi_rts_wq09:40:183
21665993050,304cyclictest17257-21kworker/u16:2+efi_rts_wq12:20:153
21665993050,304cyclictest1574-21kworker/u16:1+efi_rts_wq11:55:123
21665993040,303cyclictest1574-21kworker/u16:1+efi_rts_wq07:20:153
21664993030,302cyclictest17257-21kworker/u16:2+efi_rts_wq12:25:132
21663993030,302cyclictest1574-21kworker/u16:1+efi_rts_wq07:45:171
21662993030,301cyclictest1574-21kworker/u16:1+efi_rts_wq11:50:130
21662993010,300cyclictest1574-21kworker/u16:1+efi_rts_wq07:35:160
21663993000,299cyclictest1574-21kworker/u16:1+efi_rts_wq09:10:161
21663992990,298cyclictest1574-21kworker/u16:1+efi_rts_wq08:00:151
21662992990,298cyclictest17257-21kworker/u16:2+efi_rts_wq12:30:140
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional