You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-26 - 22:55

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Fri Dec 26, 2025 12:43:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
281402318305,4sleep20-21swapper/207:09:262
278932317309,5sleep30-21swapper/307:06:183
280552315309,4sleep10-21swapper/107:08:211
278752315308,5sleep00-21swapper/007:06:020
28451993140,313cyclictest27723-21kworker/u16:2+efi_rts_wq09:32:183
28451993140,313cyclictest21051-21kworker/u16:4+efi_rts_wq10:52:313
28451993140,313cyclictest21051-21kworker/u16:4+efi_rts_wq10:52:303
28450993140,313cyclictest27723-21kworker/u16:2+efi_rts_wq10:30:132
28451993130,312cyclictest30714-21kworker/u16:0+efi_rts_wq11:20:143
28449993120,311cyclictest27723-21kworker/u16:2+efi_rts_wq08:35:141
28449993120,311cyclictest27723-21kworker/u16:2+efi_rts_wq07:31:571
28448993110,310cyclictest27723-21kworker/u16:2+efi_rts_wq08:50:130
28448993110,310cyclictest23861-21kworker/u16:1+efi_rts_wq09:05:130
28451993100,309cyclictest21051-21kworker/u16:4+efi_rts_wq12:07:443
28449993100,309cyclictest23861-21kworker/u16:1+efi_rts_wq08:40:141
28448993100,309cyclictest23861-21kworker/u16:1+efi_rts_wq07:30:100
28451993090,308cyclictest27723-21kworker/u16:2+efi_rts_wq07:55:143
28449993090,308cyclictest30714-21kworker/u16:0+efi_rts_wq11:17:351
28448993090,308cyclictest17520-21kworker/u16:2+efi_rts_wq12:00:110
28450993080,307cyclictest27723-21kworker/u16:2+efi_rts_wq09:55:142
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional