You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-01 - 18:05

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Wed Apr 01, 2026 12:43:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
20812327306,18sleep20-21swapper/207:09:222
17922324309,5sleep30-21swapper/307:05:433
18472320305,5sleep10-21swapper/107:06:251
19682317309,5sleep00-21swapper/007:07:550
2396993140,313cyclictest23295-21kworker/u16:1+efi_rts_wq11:20:133
2395993140,313cyclictest16698-21kworker/u16:0+efi_rts_wq07:50:132
2394993130,312cyclictest16698-21kworker/u16:0+efi_rts_wq08:25:141
2394993130,312cyclictest1007-21kworker/u16:0+efi_rts_wq12:02:161
2393993120,311cyclictest13077-21kworker/u16:1+efi_rts_wq07:25:120
2393993120,311cyclictest1007-21kworker/u16:0+efi_rts_wq11:35:130
2396993100,309cyclictest2165-21kworker/u16:3+efi_rts_wq10:55:143
2396993100,308cyclictest13077-21kworker/u16:1+efi_rts_wq08:00:133
2396993090,308cyclictest23295-21kworker/u16:1+efi_rts_wq11:40:123
2393993090,308cyclictest16698-21kworker/u16:0+efi_rts_wq08:25:140
2395993080,307cyclictest13077-21kworker/u16:1+efi_rts_wq07:20:142
2394993080,307cyclictest13077-21kworker/u16:1+efi_rts_wq10:30:121
2396993070,306cyclictest2165-21kworker/u16:3+efi_rts_wq10:45:143
2393993070,306cyclictest23295-21kworker/u16:1+efi_rts_wq11:27:110
2394993060,305cyclictest13077-21kworker/u16:1+efi_rts_wq09:51:551
2396993020,301cyclictest23295-21kworker/u16:1+efi_rts_wq12:15:133
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional