You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-05 - 04:11

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Mon Jan 05, 2026 00:43:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
222412327319,5sleep30-21swapper/319:08:423
222802321314,5sleep20-21swapper/219:09:132
222342319305,5sleep10-21swapper/119:08:361
22607993180,315cyclictest20721-21kworker/u16:2+efi_rts_wq21:50:140
222012318303,5sleep00-21swapper/019:08:100
22610993140,313cyclictest25554-21kworker/u16:1+efi_rts_wq22:40:153
22607993130,312cyclictest25554-21kworker/u16:1+efi_rts_wq23:00:010
22609993120,311cyclictest24073-21kworker/u16:0+efi_rts_wq23:46:162
22609993120,311cyclictest20721-21kworker/u16:2+efi_rts_wq22:10:152
22608993110,310cyclictest20721-21kworker/u16:2+efi_rts_wq22:45:141
22607993100,309cyclictest25554-21kworker/u16:1+efi_rts_wq20:25:130
22608993090,308cyclictest24556-21kworker/u16:0+efi_rts_wq21:35:141
22610993080,307cyclictest25554-21kworker/u16:1+efi_rts_wq19:59:313
22610993070,306cyclictest24556-21kworker/u16:0+efi_rts_wq20:55:143
22609993070,306cyclictest20721-21kworker/u16:2+efi_rts_wq23:25:152
22610993060,305cyclictest25554-21kworker/u16:1+efi_rts_wq20:44:383
22609993060,305cyclictest25554-21kworker/u16:1+efi_rts_wq21:55:142
22608993060,305cyclictest24073-21kworker/u16:0+efi_rts_wq23:45:131
22610993050,304cyclictest25554-21kworker/u16:1+efi_rts_wq21:05:183
22608993050,304cyclictest24073-21kworker/u16:0+efi_rts_wq23:20:141
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional