You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-08 - 04:33

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Mon Jun 08, 2026 00:43:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
310532319312,4sleep30-21swapper/319:06:573
309762319305,5sleep10-21swapper/119:05:591
312792315307,5sleep00-21swapper/019:09:510
309772313305,5sleep20-21swapper/219:06:002
31555993000,299cyclictest17108-21kworker/u16:0+efi_rts_wq19:50:131
31555992990,298cyclictest17108-21kworker/u16:0+efi_rts_wq21:39:451
31556992960,295cyclictest17108-21kworker/u16:0+efi_rts_wq19:50:132
31555992930,292cyclictest1792-21kworker/u16:3+efi_rts_wq20:10:111
31554992930,292cyclictest7883-21kworker/u16:2+efi_rts_wq23:25:130
31554992930,292cyclictest1792-21kworker/u16:3+efi_rts_wq21:24:400
31554992920,291cyclictest30461-21kworker/u16:0+efi_rts_wq23:10:010
31554992910,290cyclictest1792-21kworker/u16:3+efi_rts_wq21:44:460
31554992910,290cyclictest17108-21kworker/u16:0+efi_rts_wq21:49:460
31557992900,289cyclictest17108-21kworker/u16:0+efi_rts_wq20:05:123
31554992900,289cyclictest17108-21kworker/u16:0+efi_rts_wq20:45:130
31554992900,289cyclictest17108-21kworker/u16:0+efi_rts_wq20:25:150
31555992890,288cyclictest1792-21kworker/u16:3+efi_rts_wq19:45:111
31557992880,287cyclictest1792-21kworker/u16:3+efi_rts_wq22:35:123
31557992880,287cyclictest1792-21kworker/u16:3+efi_rts_wq21:20:123
31557992850,284cyclictest1792-21kworker/u16:3+efi_rts_wq19:45:113
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional