You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-16 - 19:27

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Sat May 16, 2026 12:43:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
53242316309,5sleep10-21swapper/107:08:121
54122315308,5sleep20-21swapper/207:09:222
51482315308,5sleep30-21swapper/307:05:583
52582314306,5sleep00-21swapper/007:07:230
5726993000,299cyclictest11960-21kworker/u16:2+efi_rts_wq08:55:130
5726993000,299cyclictest11960-21kworker/u16:2+efi_rts_wq07:40:110
5726992990,298cyclictest19803-21kworker/u16:3+efi_rts_wq07:15:140
5729992980,297cyclictest3360-21kworker/u16:3+efi_rts_wq08:50:123
5727992980,297cyclictest3503-21kworker/u16:3+efi_rts_wq12:05:131
5729992970,296cyclictest26091-21kworker/u16:4+efi_rts_wq09:15:133
5726992970,294cyclictest4629-21kworker/u16:0+efi_rts_wq10:35:130
5727992950,294cyclictest19643-21kworker/u16:5+efi_rts_wq11:40:131
5727992940,293cyclictest4629-21kworker/u16:0+efi_rts_wq10:05:151
5727992940,293cyclictest1044-21kworker/u16:0+efi_rts_wq08:15:151
5726992940,293cyclictest31090-21kworker/u16:2+efi_rts_wq12:30:130
5726992940,292cyclictest2636-21kworker/u16:4+efi_rts_wq11:35:140
5728992930,292cyclictest22826-21kworker/u16:1+efi_rts_wq08:20:122
5727992920,291cyclictest7629-21kworker/u16:0+efi_rts_wq11:15:121
5729992910,290cyclictest11960-21kworker/u16:2+efi_rts_wq07:25:123
5729992900,289cyclictest21201-21kworker/u16:3+efi_rts_wq09:35:153
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional