You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-08 - 15:28

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackcslot3s.osadl.org (updated Fri May 08, 2026 12:43:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
188112330303,24sleep30-21swapper/307:08:423
185912318304,5sleep20-21swapper/207:05:532
188432315308,5sleep00-21swapper/007:09:080
178622315307,5sleep10-21swapper/107:05:171
19177992990,297cyclictest32242-21kworker/u16:0+efi_rts_wq11:17:381
19179992980,297cyclictest20486-21kworker/u16:3+efi_rts_wq11:00:123
19176992980,297cyclictest6101-21kworker/u16:1+efi_rts_wq08:12:000
19179992970,296cyclictest6101-21kworker/u16:1+efi_rts_wq09:05:123
19179992960,295cyclictest14268-21kworker/u16:2+efi_rts_wq10:00:123
19178992960,295cyclictest6101-21kworker/u16:1+efi_rts_wq09:10:132
19179992950,294cyclictest14268-21kworker/u16:2+efi_rts_wq07:30:113
19176992950,292cyclictest14268-21kworker/u16:2+efi_rts_wq08:35:120
19176992940,293cyclictest6101-21kworker/u16:1+efi_rts_wq07:56:570
19176992940,293cyclictest32242-21kworker/u16:0+efi_rts_wq12:35:120
19177992920,291cyclictest6101-21kworker/u16:1+efi_rts_wq07:10:111
19176992920,291cyclictest20486-21kworker/u16:3+efi_rts_wq11:30:120
19176992920,291cyclictest14268-21kworker/u16:2+efi_rts_wq09:17:130
19176992920,291cyclictest14268-21kworker/u16:2+efi_rts_wq07:25:120
19179992910,289cyclictest32242-21kworker/u16:0+efi_rts_wq11:55:113
19177992910,290cyclictest14268-21kworker/u16:2+efi_rts_wq09:57:221
19177992910,290cyclictest14268-21kworker/u16:2+efi_rts_wq07:35:131
19176992900,289cyclictest6101-21kworker/u16:1+efi_rts_wq08:45:120
19179992880,287cyclictest6101-21kworker/u16:1+efi_rts_wq07:50:113
19177992880,287cyclictest6101-21kworker/u16:1+efi_rts_wq08:52:081
19176992880,287cyclictest6101-21kworker/u16:1+efi_rts_wq09:50:110
19179992870,286cyclictest6101-21kworker/u16:1+efi_rts_wq09:15:133
19179992870,286cyclictest14268-21kworker/u16:2+efi_rts_wq08:10:123
19178992870,286cyclictest32242-21kworker/u16:0+efi_rts_wq10:52:322
19177992870,286cyclictest32242-21kworker/u16:0+efi_rts_wq11:45:131
19177992870,286cyclictest20486-21kworker/u16:3+efi_rts_wq11:40:131
19177992870,286cyclictest20486-21kworker/u16:3+efi_rts_wq11:25:111
19176992870,286cyclictest14268-21kworker/u16:2+efi_rts_wq08:20:120
19178992860,283cyclictest20486-21kworker/u16:3+efi_rts_wq11:30:122
19179992850,284cyclictest32242-21kworker/u16:0+efi_rts_wq11:32:403
19178992850,284cyclictest14268-21kworker/u16:2+efi_rts_wq10:30:122
19179992840,283cyclictest14268-21kworker/u16:2+efi_rts_wq09:42:193
19176992840,283cyclictest32242-21kworker/u16:0+efi_rts_wq11:10:120
19179992830,282cyclictest14268-21kworker/u16:2+efi_rts_wq08:47:063
19176992830,282cyclictest6101-21kworker/u16:1+efi_rts_wq08:40:130
19179992820,281cyclictest14268-21kworker/u16:2+efi_rts_wq09:25:123
19177992820,281cyclictest32242-21kworker/u16:0+efi_rts_wq11:55:111
19179992810,280cyclictest32242-21kworker/u16:0+efi_rts_wq12:35:113
19176992790,278cyclictest6101-21kworker/u16:1+efi_rts_wq09:30:110
19179992770,276cyclictest32242-21kworker/u16:0+efi_rts_wq11:35:113
19178992750,274cyclictest14268-21kworker/u16:2+efi_rts_wq07:45:122
19178992740,272cyclictest20486-21kworker/u16:3+efi_rts_wq11:25:122
19179992730,272cyclictest14268-21kworker/u16:2+efi_rts_wq10:42:303
19178992730,272cyclictest6101-21kworker/u16:1+efi_rts_wq10:20:112
19176992720,271cyclictest20486-21kworker/u16:3+efi_rts_wq11:57:430
19179992710,270cyclictest14268-21kworker/u16:2+efi_rts_wq10:05:123
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional