You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-24 - 00:04

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackcslot3s.osadl.org (updated Tue Dec 23, 2025 12:43:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
196932326319,5sleep30-21swapper/307:09:143
20020993200,317cyclictest19752-21kworker/u16:0+efi_rts_wq12:10:133
196702320306,5sleep00-21swapper/007:08:560
196472320312,5sleep20-21swapper/207:08:372
195842317310,5sleep10-21swapper/107:07:481
20018993130,312cyclictest32381-21kworker/u16:2+efi_rts_wq08:40:121
20017993130,312cyclictest32381-21kworker/u16:2+efi_rts_wq07:35:140
20018993110,310cyclictest32381-21kworker/u16:2+efi_rts_wq07:40:111
20020993100,307cyclictest19752-21kworker/u16:0+efi_rts_wq12:35:143
20020993090,308cyclictest2469-21kworker/u16:0+efi_rts_wq10:00:123
20018993090,308cyclictest32381-21kworker/u16:2+efi_rts_wq07:45:141
20018993070,306cyclictest22382-21kworker/u16:1+efi_rts_wq11:15:111
20018993060,305cyclictest32381-21kworker/u16:2+efi_rts_wq07:57:151
20018993060,305cyclictest2469-21kworker/u16:0+efi_rts_wq09:05:141
20017993060,304cyclictest32381-21kworker/u16:2+efi_rts_wq10:55:140
20018993050,304cyclictest2469-21kworker/u16:0+efi_rts_wq08:35:141
20018993050,304cyclictest19752-21kworker/u16:0+efi_rts_wq11:27:561
20020993040,303cyclictest32381-21kworker/u16:2+efi_rts_wq10:20:143
20017993030,302cyclictest32381-21kworker/u16:2+efi_rts_wq11:00:130
20017993030,302cyclictest2469-21kworker/u16:0+efi_rts_wq07:20:140
20019993020,300cyclictest2469-21kworker/u16:0+efi_rts_wq10:35:122
20017993020,301cyclictest2469-21kworker/u16:0+efi_rts_wq10:05:130
20020993000,299cyclictest2469-21kworker/u16:0+efi_rts_wq10:25:143
20019992990,298cyclictest32381-21kworker/u16:2+efi_rts_wq10:57:502
20018992990,298cyclictest15986-21kworker/u16:3+efi_rts_wq12:25:131
20020992980,297cyclictest32381-21kworker/u16:2+efi_rts_wq07:37:103
20018992980,297cyclictest32381-21kworker/u16:2+efi_rts_wq08:02:151
20017992980,297cyclictest22382-21kworker/u16:1+efi_rts_wq11:10:120
20020992970,296cyclictest2469-21kworker/u16:0+efi_rts_wq07:50:123
20018992970,296cyclictest2469-21kworker/u16:0+efi_rts_wq07:17:071
20017992970,296cyclictest19752-21kworker/u16:0+efi_rts_wq12:00:130
20017992950,294cyclictest2469-21kworker/u16:0+efi_rts_wq10:37:470
20017992950,294cyclictest2469-21kworker/u16:0+efi_rts_wq10:10:130
20019992940,293cyclictest32381-21kworker/u16:2+efi_rts_wq09:00:132
20017992940,293cyclictest22382-21kworker/u16:1+efi_rts_wq11:48:010
20020992930,292cyclictest2469-21kworker/u16:0+efi_rts_wq09:50:113
20018992930,292cyclictest2469-21kworker/u16:0+efi_rts_wq08:45:141
20020992920,290cyclictest22382-21kworker/u16:1+efi_rts_wq11:40:143
20018992920,291cyclictest2469-21kworker/u16:0+efi_rts_wq07:25:121
20017992920,291cyclictest2469-21kworker/u16:0+efi_rts_wq08:20:130
20019992910,290cyclictest2469-21kworker/u16:0+efi_rts_wq08:00:112
20019992900,289cyclictest32381-21kworker/u16:2+efi_rts_wq08:27:202
20019992900,289cyclictest2469-21kworker/u16:0+efi_rts_wq07:25:112
20018992900,289cyclictest32381-21kworker/u16:2+efi_rts_wq09:55:131
20017992900,289cyclictest2469-21kworker/u16:0+efi_rts_wq08:05:140
20017992900,289cyclictest2469-21kworker/u16:0+efi_rts_wq07:50:110
20017992890,288cyclictest19752-21kworker/u16:0+efi_rts_wq12:35:150
20018992880,287cyclictest32381-21kworker/u16:2+efi_rts_wq09:37:351
20017992880,287cyclictest32381-21kworker/u16:2+efi_rts_wq10:45:120
20018992870,286cyclictest10682-21kworker/u16:4+efi_rts_wq10:50:171
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional