You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-30 - 17:00

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackcslot3s.osadl.org (updated Tue Jun 30, 2026 12:43:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
226162317303,5sleep10-21swapper/107:09:471
205672317302,5sleep30-21swapper/307:05:013
223272316309,4sleep20-21swapper/207:06:082
222952315302,4sleep00-21swapper/007:05:410
22898992990,298cyclictest2662-21kworker/u16:3+efi_rts_wq11:20:132
22896992960,295cyclictest25627-21kworker/u16:2+efi_rts_wq11:07:420
22896992940,293cyclictest15253-21kworker/u16:1+efi_rts_wq10:05:120
22898992920,291cyclictest7402-21kworker/u16:1+efi_rts_wq09:05:152
22898992920,290cyclictest18225-21kworker/u16:0+efi_rts_wq11:55:132
22899992910,290cyclictest27059-21kworker/u16:2+efi_rts_wq07:30:123
22896992910,290cyclictest419-21kworker/u16:2+efi_rts_wq09:37:250
22899992900,289cyclictest5652-21kworker/u16:1+efi_rts_wq08:25:123
22899992900,289cyclictest27803-21kworker/u16:2+efi_rts_wq10:15:153
22899992900,289cyclictest10968-21kworker/u16:0+efi_rts_wq09:40:123
22898992880,287cyclictest10968-21kworker/u16:0+efi_rts_wq10:57:412
22899992870,286cyclictest30371-21kworker/u16:0+efi_rts_wq07:35:133
22898992870,286cyclictest10968-21kworker/u16:0+efi_rts_wq09:15:132
22896992870,286cyclictest27842-21kworker/u16:2+efi_rts_wq12:15:090
22896992870,286cyclictest27803-21kworker/u16:2+efi_rts_wq09:55:140
22896992870,285cyclictest10968-21kworker/u16:0+efi_rts_wq10:50:120
22896992870,285cyclictest10968-21kworker/u16:0+efi_rts_wq10:50:110
22898992860,285cyclictest4497-21kworker/u16:1+efi_rts_wq07:10:132
22897992860,285cyclictest10968-21kworker/u16:0+efi_rts_wq10:35:121
22896992860,285cyclictest12039-21kworker/u16:1+efi_rts_wq11:50:120
22898992850,283cyclictest25627-21kworker/u16:2+efi_rts_wq11:05:122
22898992820,281cyclictest27803-21kworker/u16:2+efi_rts_wq10:25:132
22896992820,281cyclictest9747-21kworker/u16:2+efi_rts_wq11:42:510
22899992810,280cyclictest10968-21kworker/u16:0+efi_rts_wq10:50:123
22899992810,280cyclictest10968-21kworker/u16:0+efi_rts_wq10:50:123
22897992810,280cyclictest10968-21kworker/u16:0+efi_rts_wq09:17:211
22899992800,279cyclictest23599-21kworker/u16:3+efi_rts_wq09:50:133
22899992790,278cyclictest31859-21kworker/u16:1+efi_rts_wq12:32:593
22897992790,278cyclictest5652-21kworker/u16:1+efi_rts_wq08:25:121
22896992790,278cyclictest25439-21kworker/u16:0+efi_rts_wq12:35:120
22899992770,276cyclictest10968-21kworker/u16:0+efi_rts_wq11:15:123
22897992760,275cyclictest5652-21kworker/u16:1+efi_rts_wq08:20:131
22896992750,274cyclictest27803-21kworker/u16:2+efi_rts_wq10:00:120
22896992750,274cyclictest10968-21kworker/u16:0+efi_rts_wq09:27:240
22897992730,272cyclictest30371-21kworker/u16:0+efi_rts_wq07:20:131
22897992730,272cyclictest27842-21kworker/u16:2+efi_rts_wq12:20:131
22896992710,270cyclictest27059-21kworker/u16:2+efi_rts_wq07:21:580
22898992700,269cyclictest10968-21kworker/u16:0+efi_rts_wq10:32:352
22897992690,268cyclictest31859-21kworker/u16:1+efi_rts_wq12:30:141
22899992680,264cyclictest7402-21kworker/u16:1+efi_rts_wq09:05:153
22898992670,266cyclictest10968-21kworker/u16:0+efi_rts_wq09:35:132
22898992650,264cyclictest2662-21kworker/u16:3+efi_rts_wq11:25:132
22899992630,262cyclictest10968-21kworker/u16:0+efi_rts_wq11:10:143
22899992630,262cyclictest10968-21kworker/u16:0+efi_rts_wq10:55:133
22896992630,262cyclictest23341-21kworker/u16:1+efi_rts_wq12:10:120
22899992620,261cyclictest10968-21kworker/u16:0+efi_rts_wq11:30:143
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional