You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-02 - 22:14

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackcslot3s.osadl.org (updated Sun Nov 02, 2025 12:43:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
321472321299,5sleep30-21swapper/307:08:193
320662318303,5sleep10-21swapper/107:07:161
320402314306,5sleep00-21swapper/007:06:550
304382314307,5sleep20-21swapper/207:05:062
32648992980,297cyclictest16388-21kworker/u16:2+efi_rts_wq10:32:230
32648992980,297cyclictest16388-21kworker/u16:2+efi_rts_wq10:32:230
32655992970,296cyclictest19174-21kworker/u16:2+efi_rts_wq11:40:163
32654992950,294cyclictest26952-21kworker/u16:0+efi_rts_wq07:15:162
32652992950,294cyclictest32754-21kworker/u16:1+efi_rts_wq12:35:141
32652992950,293cyclictest26952-21kworker/u16:0+efi_rts_wq08:45:151
32655992940,293cyclictest26952-21kworker/u16:0+efi_rts_wq10:20:153
32654992930,292cyclictest24552-21kworker/u16:3+efi_rts_wq11:27:332
32655992920,291cyclictest24552-21kworker/u16:3+efi_rts_wq11:05:133
32654992920,291cyclictest24552-21kworker/u16:3+efi_rts_wq10:55:132
32652992920,291cyclictest16388-21kworker/u16:2+efi_rts_wq08:10:131
32652992910,290cyclictest24552-21kworker/u16:3+efi_rts_wq11:17:311
32655992900,289cyclictest26952-21kworker/u16:0+efi_rts_wq08:35:133
32655992900,289cyclictest16388-21kworker/u16:2+efi_rts_wq09:25:153
32652992870,286cyclictest32754-21kworker/u16:1+efi_rts_wq12:12:411
32654992860,285cyclictest27098-21kworker/u16:1+efi_rts_wq10:50:132
32655992850,284cyclictest16388-21kworker/u16:2+efi_rts_wq08:11:583
32655992840,283cyclictest16388-21kworker/u16:2+efi_rts_wq09:15:153
32654992840,283cyclictest26952-21kworker/u16:0+efi_rts_wq10:17:202
32648992830,282cyclictest16388-21kworker/u16:2+efi_rts_wq07:20:130
32654992820,281cyclictest32455-21kworker/u16:0+efi_rts_wq12:20:132
32648992820,281cyclictest26952-21kworker/u16:0+efi_rts_wq10:37:240
32654992810,280cyclictest16388-21kworker/u16:2+efi_rts_wq07:21:482
32652992810,280cyclictest26952-21kworker/u16:0+efi_rts_wq07:25:121
32652992810,280cyclictest16388-21kworker/u16:2+efi_rts_wq10:00:141
32648992810,280cyclictest27098-21kworker/u16:1+efi_rts_wq10:45:140
32655992800,279cyclictest26952-21kworker/u16:0+efi_rts_wq09:35:143
32648992800,279cyclictest26952-21kworker/u16:0+efi_rts_wq10:07:190
32648992790,278cyclictest26952-21kworker/u16:0+efi_rts_wq07:45:120
32648992780,277cyclictest19174-21kworker/u16:2+efi_rts_wq11:40:150
32655992760,275cyclictest16388-21kworker/u16:2+efi_rts_wq08:40:143
32654992760,275cyclictest16388-21kworker/u16:2+efi_rts_wq09:17:102
32655992750,274cyclictest26952-21kworker/u16:0+efi_rts_wq09:45:163
32654992750,272cyclictest26952-21kworker/u16:0+efi_rts_wq09:20:132
32654992740,273cyclictest26952-21kworker/u16:0+efi_rts_wq10:40:152
32652992740,273cyclictest32455-21kworker/u16:0+efi_rts_wq11:20:141
32652992730,272cyclictest16388-21kworker/u16:2+efi_rts_wq10:30:141
32652992730,272cyclictest16388-21kworker/u16:2+efi_rts_wq10:30:141
32648992730,272cyclictest16388-21kworker/u16:2+efi_rts_wq10:25:140
32648992720,271cyclictest26952-21kworker/u16:0+efi_rts_wq08:05:120
32655992710,270cyclictest32455-21kworker/u16:0+efi_rts_wq12:30:143
32654992710,270cyclictest26952-21kworker/u16:0+efi_rts_wq08:20:152
32652992710,270cyclictest26952-21kworker/u16:0+efi_rts_wq07:46:521
32655992690,268cyclictest16388-21kworker/u16:2+efi_rts_wq07:50:123
32654992680,267cyclictest16388-21kworker/u16:2+efi_rts_wq08:50:122
32648992680,267cyclictest28047-21kworker/u16:3+efi_rts_wq12:00:120
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional