You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-03 - 09:08

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackcslot3s.osadl.org (updated Wed Jun 03, 2026 00:43:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
281002319307,4sleep20-21swapper/219:07:342
279392317303,5sleep30-21swapper/319:05:313
280392315307,5sleep10-21swapper/119:06:491
279662315308,5sleep00-21swapper/019:05:510
28557993040,301cyclictest25581-21kworker/u16:3+efi_rts_wq00:25:133
28557993020,299cyclictest30049-21kworker/u16:2+efi_rts_wq00:35:133
28557993010,300cyclictest7469-21kworker/u16:0+efi_rts_wq21:05:133
28555992970,296cyclictest4962-21kworker/u16:1+efi_rts_wq23:50:141
28557992960,295cyclictest10552-21kworker/u16:1+efi_rts_wq22:44:453
28555992960,295cyclictest7469-21kworker/u16:0+efi_rts_wq21:09:291
28554992960,295cyclictest27491-21kworker/u16:1+efi_rts_wq23:15:110
28557992940,293cyclictest18298-21kworker/u16:2+efi_rts_wq00:05:173
28555992940,293cyclictest4698-21kworker/u16:0+efi_rts_wq19:59:141
28555992940,293cyclictest19796-21kworker/u16:2+efi_rts_wq23:40:131
28554992940,293cyclictest16950-21kworker/u16:3+efi_rts_wq20:14:180
28556992930,292cyclictest13583-21kworker/u16:3+efi_rts_wq21:25:142
28557992910,290cyclictest13583-21kworker/u16:3+efi_rts_wq21:44:343
28556992910,290cyclictest19796-21kworker/u16:2+efi_rts_wq23:35:112
28554992910,290cyclictest22964-21kworker/u16:1+efi_rts_wq00:15:150
28554992910,290cyclictest20900-21kworker/u16:0+efi_rts_wq20:40:120
28557992900,289cyclictest1104-21kworker/u16:1+efi_rts_wq21:00:143
28554992900,289cyclictest31575-21kworker/u16:2+efi_rts_wq19:29:080
28556992880,287cyclictest31575-21kworker/u16:2+efi_rts_wq19:55:132
28555992880,287cyclictest25286-21kworker/u16:2+efi_rts_wq20:30:141
28556992870,286cyclictest19796-21kworker/u16:2+efi_rts_wq23:19:502
28554992870,286cyclictest19796-21kworker/u16:2+efi_rts_wq23:35:110
28557992860,285cyclictest10552-21kworker/u16:1+efi_rts_wq22:49:473
28556992860,285cyclictest4698-21kworker/u16:0+efi_rts_wq19:10:122
28555992860,285cyclictest20900-21kworker/u16:0+efi_rts_wq20:35:131
28554992840,283cyclictest20146-21kworker/u16:0+efi_rts_wq21:50:150
28557992830,282cyclictest8392-21kworker/u16:3+efi_rts_wq22:25:123
28556992820,281cyclictest9769-21kworker/u16:2+efi_rts_wq21:34:322
28556992820,281cyclictest16950-21kworker/u16:3+efi_rts_wq20:25:122
28555992820,281cyclictest31575-21kworker/u16:2+efi_rts_wq19:40:091
28556992810,280cyclictest30049-21kworker/u16:2+efi_rts_wq00:30:142
28556992810,280cyclictest20146-21kworker/u16:0+efi_rts_wq22:15:132
28554992810,280cyclictest19796-21kworker/u16:2+efi_rts_wq23:25:120
28557992800,279cyclictest31575-21kworker/u16:2+efi_rts_wq19:40:093
28555992800,279cyclictest9769-21kworker/u16:2+efi_rts_wq22:20:131
28555992800,279cyclictest9769-21kworker/u16:2+efi_rts_wq21:40:121
28554992800,279cyclictest17286-21kworker/u16:0+efi_rts_wq22:55:130
28557992790,278cyclictest9769-21kworker/u16:2+efi_rts_wq21:15:133
28557992790,278cyclictest27491-21kworker/u16:1+efi_rts_wq23:15:113
28555992770,276cyclictest8392-21kworker/u16:3+efi_rts_wq22:45:131
28555992760,273cyclictest16950-21kworker/u16:3+efi_rts_wq20:45:141
28557992740,273cyclictest4962-21kworker/u16:1+efi_rts_wq23:30:133
28556992740,273cyclictest9769-21kworker/u16:2+efi_rts_wq21:35:132
28556992730,272cyclictest22964-21kworker/u16:1+efi_rts_wq00:15:152
28555992730,272cyclictest4698-21kworker/u16:0+efi_rts_wq19:45:121
28556992720,271cyclictest24083-21kworker/u16:3+efi_rts_wq19:45:122
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional