You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-28 - 11:36
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackcslot4.osadl.org (updated Fri Nov 28, 2025 00:44:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32469482259187,27sleep00-21swapper/019:09:580
32469142259189,52sleep10-21swapper/119:09:381
324710599632,41cyclictest3303087-21apt-get21:20:111
324710599592,31cyclictest3324886-21apt-get21:50:161
324710599582,36cyclictest3377622-21apt-get23:05:121
324710599580,25cyclictest3401807-21munin-run23:40:001
324710599553,33cyclictest3391592-21apt-get23:25:151
125899550,4rtkit-daemon1257-21rtkit-daemon22:48:311
324710599543,32cyclictest3328517-21apt-get21:55:151
324710599542,34cyclictest3370766-21apt-get22:55:151
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional