You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-26 - 15:38
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackcslot4.osadl.org (updated Sun Jul 26, 2026 12:44:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
20084772265190,60sleep00-21swapper/007:07:290
20083122258184,59sleep10-21swapper/107:05:441
200886199196190,4cyclictest2086488-21kworker/u8:309:55:251
106799660,4rtkit-daemon1066-21rtkit-daemon07:56:080
106799580,4rtkit-daemon1066-21rtkit-daemon12:32:401
21437142560,4sleep10-21swapper/111:01:281
200885799542,10cyclictest2089252-21apt-get09:50:160
20498832530,2sleep12049884-21ls08:50:151
200885799533,7cyclictest2205738-21apt-get12:25:150
106799530,3rtkit-daemon1066-21rtkit-daemon10:25:471
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional