You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-04 - 22:26
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackcslot4.osadl.org (updated Thu Dec 04, 2025 12:44:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32160392262186,61sleep00-21swapper/007:06:390
32161892260188,27sleep10-21swapper/107:08:151
32407002790,4chrt141rcu_preempt08:10:010
33903392470,2sleep00-21swapper/011:52:240
125899450,3rtkit-daemon0-21swapper/108:53:591
125899450,3rtkit-daemon0-21swapper/108:06:081
3216466994413,20cyclictest26-21ksoftirqd/111:25:001
125899440,3rtkit-daemon0-21swapper/108:44:181
125899440,3rtkit-daemon0-21swapper/108:19:151
125899430,3rtkit-daemon0-21swapper/107:57:361
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional