You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-01 - 03:39
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackcslot4.osadl.org (updated Mon Dec 01, 2025 00:44:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2878202278211,51sleep00-21swapper/019:05:270
2884362258216,27sleep10-21swapper/119:05:401
4240542690,1chrt424056-21swap23:10:260
28895599612,15cyclictest458330-21apt-get00:00:131
125899600,4rtkit-daemon1257-21rtkit-daemon21:28:091
125899580,4rtkit-daemon1257-21rtkit-daemon21:42:081
3365892550,4sleep10-21swapper/121:05:261
2996722520,1chrt299671-21/usr/sbin/munin19:35:171
125899500,4rtkit-daemon1257-21rtkit-daemon21:53:330
125899500,3rtkit-daemon1257-21rtkit-daemon22:40:271
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional