You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-29 - 04:44
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot2.osadl.org (updated Sun Mar 29, 2026 00:45:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
139591235168,22phc2sys0-21swapper/319:09:093
244802209174,23sleep00-21swapper/019:06:400
226082205171,23sleep20-21swapper/219:05:052
226062203168,23sleep10-21swapper/119:05:051
2190921540,2sleep30-21swapper/322:25:173
2498621520,5sleep32503999cyclictest22:30:223
1544621280,3sleep32503999cyclictest23:20:003
1544621280,3sleep32503999cyclictest23:20:003
1395918969,11phc2sys0-21swapper/319:10:023
25038997814,62cyclictest28326-21kworker/2:119:11:252
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional