You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-25 - 16:33
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot2.osadl.org (updated Sat Apr 25, 2026 12:45:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
176852208174,22sleep00-21swapper/007:07:370
175812207174,22sleep30-21swapper/307:06:153
177032203171,21sleep10-21swapper/107:07:511
175332202168,23sleep20-21swapper/207:05:382
178712134109,14sleep30-21swapper/307:10:013
41298590,2rtkit-daemon0-21swapper/008:45:150
18168995512,41cyclictest461-21kworker/3:112:25:453
18168995512,41cyclictest461-21kworker/3:112:25:443
313052520,1sleep00-21swapper/008:45:020
41298470,2rtkit-daemon0-21swapper/009:00:540
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional