You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-18 - 17:52
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot2.osadl.org (updated Thu Dec 18, 2025 12:45:46)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
117162211170,29sleep00-21swapper/007:05:520
139591205171,22phc2sys0-21swapper/307:05:063
117022205173,21sleep10-21swapper/107:05:411
117452203170,22sleep20-21swapper/207:06:152
386221760,7sleep31232999cyclictest09:05:183
1367821220,2sleep30-21swapper/311:40:223
412981030,68rtkit-daemon0-21swapper/307:10:013
12327997423,7cyclictest25-21ksoftirqd/107:20:001
12327996632,3cyclictest25-21ksoftirqd/109:55:011
12327996332,3cyclictest25-21ksoftirqd/109:20:161
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional