You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-27 - 11:40
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot2.osadl.org (updated Wed May 27, 2026 00:45:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3274222400,7sleep332744-21irqrtprio19:05:213
17402208174,22sleep10-21swapper/119:09:421
16722206171,23sleep00-21swapper/019:08:480
15292204169,23sleep20-21swapper/219:06:572
1766210866,30sleep00-21swapper/019:10:010
1766210866,30sleep00-21swapper/019:10:010
11932660,7sleep2206599cyclictest21:20:202
139291640,1ptp4l401ktimersoftd/320:50:023
100762600,3sleep09-21ksoftirqd/020:30:270
151232580,2sleep30-21swapper/300:05:173
139291570,1ptp4l401ktimersoftd/322:38:083
139291540,1ptp4l391rcuc/321:55:173
139291460,38ptp4l0-21swapper/319:10:013
139291460,38ptp4l0-21swapper/319:10:003
135191460,2getstats0-21swapper/322:15:323
2063994336,4cyclictest12228-21cron21:45:010
139291430,0ptp4l401ktimersoftd/322:34:203
139291420,0ptp4l401ktimersoftd/319:58:223
2063994136,3cyclictest9-21ksoftirqd/000:20:000
139291410,0ptp4l401ktimersoftd/321:05:003
2065994030,9cyclictest33-21ksoftirqd/222:30:232
2065994029,9cyclictest33-21ksoftirqd/221:00:142
2065994029,9cyclictest33-21ksoftirqd/200:00:212
206399405,2cyclictest121rcu_preempt00:00:210
2063994035,2cyclictest9-21ksoftirqd/023:40:000
139291400,0ptp4l401ktimersoftd/322:50:013
2065993934,3cyclictest33-21ksoftirqd/222:40:002
2063993935,2cyclictest9-21ksoftirqd/022:45:010
2066993833,3cyclictest41-21ksoftirqd/320:55:143
2066993832,4cyclictest41-21ksoftirqd/323:53:093
2065993833,3cyclictest33-21ksoftirqd/200:35:002
2065993828,8cyclictest33-21ksoftirqd/223:50:112
2064993833,3cyclictest25-21ksoftirqd/119:55:011
2064993832,3cyclictest25-21ksoftirqd/120:00:011
206399380,2cyclictest121rcu_preempt22:34:590
139291380,0ptp4l401ktimersoftd/323:31:443
2066993732,3cyclictest41-21ksoftirqd/323:46:363
2066993732,3cyclictest41-21ksoftirqd/319:20:143
2066993731,4cyclictest41-21ksoftirqd/320:12:093
2066993731,4cyclictest41-21ksoftirqd/320:12:093
2065993732,3cyclictest33-21ksoftirqd/220:34:592
2065993731,4cyclictest33-21ksoftirqd/223:11:312
2065993731,4cyclictest33-21ksoftirqd/223:01:042
2065993724,11cyclictest33-21ksoftirqd/219:25:002
2064993733,3cyclictest25-21ksoftirqd/121:35:001
2064993733,2cyclictest25-21ksoftirqd/119:25:011
2064993733,2cyclictest25-21ksoftirqd/100:35:011
2064993731,3cyclictest25-21ksoftirqd/122:55:191
2063993730,4cyclictest9-21ksoftirqd/021:23:390
206399372,7cyclictest121rcu_preempt23:14:590
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional