You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-19 - 02:27
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot4.osadl.org (updated Thu Jun 18, 2026 12:45:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1305822410,16sleep30-21swapper/307:05:233
136642203169,22sleep10-21swapper/107:09:081
136402203170,22sleep20-21swapper/207:08:502
135762201168,22sleep00-21swapper/007:08:000
1189621440,6sleep31403599cyclictest09:15:143
1148921410,2sleep11403399cyclictest10:20:111
28722820,2sleep12873-21mailstats07:50:251
1403299719,18cyclictest22255-21latency10:40:190
138491650,1ptp4l391rcuc/309:10:243
93382550,2sleep29339-21grep11:20:142
138491550,1ptp4l401ktimersoftd/309:22:553
322072540,4sleep1231rcuc/112:05:221
264202520,2sleep20-21swapper/207:35:132
50798470,2rtkit-daemon0-21swapper/107:32:251
50798470,10rtkit-daemon0-21swapper/112:00:261
138491440,0ptp4l401ktimersoftd/307:38:123
14032994312,18cyclictest22079-21cut09:35:180
138491430,0ptp4l401ktimersoftd/311:35:273
138491430,0ptp4l401ktimersoftd/311:10:263
138491430,0ptp4l401ktimersoftd/308:30:043
138491420,0ptp4l401ktimersoftd/312:30:143
138491420,0ptp4l401ktimersoftd/311:27:113
138491420,0ptp4l401ktimersoftd/308:15:553
138491420,0ptp4l401ktimersoftd/308:13:053
138491420,0ptp4l401ktimersoftd/307:25:303
287702410,6sleep21403499cyclictest09:50:012
224152410,2sleep10-21swapper/110:40:211
14033994134,4cyclictest23350-21cron11:49:591
138491410,0ptp4l401ktimersoftd/308:00:153
1403499400,2cyclictest0-21swapper/207:55:332
138491400,1ptp4l401ktimersoftd/309:46:473
1403499398,30cyclictest0-21swapper/207:14:042
1403499398,30cyclictest0-21swapper/207:14:042
1403499390,37cyclictest0-21swapper/207:25:332
14033993831,4cyclictest25-21ksoftirqd/107:45:461
14034993731,4cyclictest33-21ksoftirqd/210:50:112
14034993731,4cyclictest33-21ksoftirqd/210:10:312
14034993730,4cyclictest33-21ksoftirqd/209:36:582
14032993731,4cyclictest9-21ksoftirqd/012:00:000
14035993631,3cyclictest41-21ksoftirqd/310:50:113
14035993630,4cyclictest41-21ksoftirqd/310:41:323
14034993631,3cyclictest33-21ksoftirqd/210:08:302
14034993631,3cyclictest33-21ksoftirqd/209:15:112
14034993630,4cyclictest33-21ksoftirqd/211:46:182
14034993630,4cyclictest33-21ksoftirqd/211:26:042
14034993630,4cyclictest33-21ksoftirqd/210:47:582
14034993630,4cyclictest33-21ksoftirqd/209:24:132
14032993631,3cyclictest9-21ksoftirqd/010:56:380
14032993631,3cyclictest9-21ksoftirqd/010:50:000
14032993630,4cyclictest9-21ksoftirqd/007:28:040
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional