You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-27 - 03:31
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackeslot6.osadl.org (updated Sat Dec 27, 2025 00:44:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32673509911388,8cyclictest3281837-21latency_hist19:55:020
3267350998575,7cyclictest3308900-21latency_hist21:20:020
3267350998575,7cyclictest3308900-21latency_hist21:20:010
3267354998473,8cyclictest3273623-21latency_hist19:30:021
3267350998377,5cyclictest3350547-21kworker/u8:0+events_unbound23:50:250
3267350998174,5cyclictest3297791-21kworker/u8:3+events_unbound20:50:260
3267350998174,5cyclictest3297791-21kworker/u8:3+events_unbound20:50:260
3267350998073,5cyclictest3346449-21kworker/u8:1+events_unbound23:45:020
3267350998073,4cyclictest3320104-21kworker/u8:2+events_unbound22:00:010
3267350997969,8cyclictest3304374-21/usr/sbin/munin21:05:250
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional