You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-02 - 07:29
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackeslot6.osadl.org (updated Tue Dec 02, 2025 00:44:52)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32081699910797,7cyclictest3302214-40logrotate00:00:011
32081669910493,8cyclictest3264544-21latency_hist22:05:010
32081669910493,8cyclictest3264544-21latency_hist22:05:000
32081669910493,7cyclictest3243595-21latency_hist21:00:010
3208166999584,8cyclictest271-21systemd-journal23:45:000
3208169998978,8cyclictest3281219-21latency_hist22:55:011
3208169998574,8cyclictest3273010-21latency_hist22:30:001
3208169998373,7cyclictest3211264-21latency_hist19:20:011
3208169998273,7cyclictest3292363-21latency_hist23:30:021
320816699801,74cyclictest3302281-21munin-run00:00:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional