You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-10 - 21:27
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot6.osadl.org (updated Wed Dec 10, 2025 12:44:52)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
17338269910191,7cyclictest1738625-21latency_hist07:25:011
1733813999380,9cyclictest271-21systemd-journal09:10:000
1733826999080,7cyclictest1789040-21latency_hist10:00:011
1733813999086,3cyclictest1810550-21kworker/u8:3+events_unbound11:05:240
1733826998776,8cyclictest1833105-21latency_hist12:15:021
1733813998782,4cyclictest1789059-21kworker/u8:0+events_unbound10:00:230
1733813998277,4cyclictest1789059-21kworker/u8:0+events_unbound10:10:290
1733826998174,5cyclictest1745061-21kworker/u8:2+flush-179:008:40:011
1733813998171,7cyclictest1737023-21latency_hist07:20:020
1733826998069,8cyclictest1755078-21latency_hist08:15:011
1733826998069,8cyclictest1755078-21latency_hist08:15:001
1733813997570,4cyclictest1772887-21kworker/u8:1+events_unbound09:35:230
1733813997565,7cyclictest1795403-21latency_hist10:20:000
1733826997353,18cyclictest1789059-21kworker/u8:0+flush-179:012:00:001
1733813997367,4cyclictest1824871-21kworker/u8:3+events_unbound12:05:150
1733813997365,7cyclictest1824871-21kworker/u8:3+events_unbound12:25:140
1733813997364,6cyclictest1785849-21latency_hist09:50:010
1733826997263,6cyclictest1732025-21kworker/u8:3+flush-179:007:10:181
1733813997166,4cyclictest1737068-21kworker/u8:0+events_unbound07:35:240
1733826997060,7cyclictest1797001-21latency_hist10:25:011
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional