You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-16 - 11:56
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot6.osadl.org (updated Tue Dec 16, 2025 00:44:52)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1507284998878,7cyclictest1520172-21kworker/u8:3+flush-179:020:00:011
1507284997162,7cyclictest1533430-21/usr/sbin/munin20:30:251
1507283997164,5cyclictest1544813-21kworker/u8:0+flush-179:021:05:000
1507283996862,4cyclictest1507209-21kworker/u8:3+flush-179:019:20:010
1507283996862,4cyclictest1507209-21kworker/u8:3+flush-179:019:20:000
1507283996857,9cyclictest1581978-21apt-get22:57:370
1507283996761,4cyclictest1520172-21kworker/u8:3+flush-179:019:50:000
1507284996657,6cyclictest1533189-21latency_hist20:30:021
1507283996660,4cyclictest1601885-21kworker/u8:1+flush-179:000:25:160
1507283996659,5cyclictest1562402-21kworker/u8:2+flush-179:023:30:250
1507283996559,4cyclictest1537896-21kworker/u8:3+flush-179:020:50:010
1507283996458,4cyclictest1537896-21kworker/u8:3+events_unbound20:40:240
1507283996456,6cyclictest1609946-21latency_hist00:25:010
1507283996356,5cyclictest1576642-21kworker/u8:1+flush-179:022:50:000
1507284996253,7cyclictest1557596-21latency_hist21:45:011
1507283996252,8cyclictest266-21systemd-journal19:33:090
1507284996149,10cyclictest1513822-21apt-get19:30:131
1507283996155,4cyclictest1562402-21kworker/u8:2+events_unbound22:20:000
1507283996154,5cyclictest1613126-21latency_hist00:35:010
1507283996154,5cyclictest1613126-21latency_hist00:35:000
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional