You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-08 - 10:44
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot6.osadl.org (updated Wed Jul 08, 2026 00:44:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
70341499142134,6cyclictest790965-21kworker/u8:3+events_unbound00:00:001
70341499135111,7cyclictest1213033-21systemd-journal22:45:001
70341499125113,10cyclictest1213033-21systemd-journal19:20:001
70341499124110,6cyclictest720466-21kworker/u8:1+events_unbound20:05:011
70340999123114,7cyclictest1213033-21systemd-journal23:30:010
70341499122112,8cyclictest714934-21latency_hist19:45:011
70341499119112,4cyclictest766983-21kworker/u8:1+flush-179:022:20:241
70341499119109,7cyclictest797601-21latency_hist23:55:011
70341499117110,4cyclictest714943-21apt-get19:45:031
70341499117107,8cyclictest753353-21latency_hist21:40:011
70341499116101,5cyclictest740400-21kworker/u8:3+flush-179:021:25:011
70340999113109,3cyclictest748859-21kworker/u8:0+events_unbound21:25:250
70341499111102,7cyclictest804372-21kworker/u8:1+events_unbound00:20:001
7034149911097,10cyclictest510-21rs:main1
7034149910998,4cyclictest766983-21kworker/u8:1+events_unbound22:25:261
70341499109102,5cyclictest714926-21kworker/u8:3+events_unbound20:00:001
7034099910899,4cyclictest723440-21kworker/u8:3+events_unbound20:20:240
70341499107102,3cyclictest722370-21kworker/u8:2+flush-179:020:15:251
70341499107100,4cyclictest766983-21kworker/u8:1+events_unbound23:15:251
7034149910598,5cyclictest790965-21kworker/u8:3+events_unbound23:40:241
7034149910594,8cyclictest1213033-21systemd-journal00:04:001
7034099910599,5cyclictest753315-21kworker/u8:2+flush-179:021:55:260
7034149910496,5cyclictest780981-21kworker/u8:2+flush-179:023:10:211
7034149910397,5cyclictest748859-21kworker/u8:0+flush-179:021:30:241
7034149910393,7cyclictest749951-21kworker/u8:1+events_unbound21:50:001
7034099910392,9cyclictest1213033-21systemd-journal22:15:010
7034099910392,4cyclictest766983-21kworker/u8:1+events_unbound22:25:230
7034099910196,4cyclictest700209-21kworker/u8:1+events_unbound19:20:230
7034149910089,8cyclictest799725-21kworker/u8:4+events_unbound00:30:241
703414999991,5cyclictest780981-21kworker/u8:2+events_unbound23:05:021
703414999987,8cyclictest748859-21kworker/u8:0+flush-179:022:10:201
703409999988,3cyclictest766983-21kworker/u8:1+events_unbound23:00:220
703414999892,4cyclictest731853-21kworker/u8:1+flush-179:020:44:591
703414999890,6cyclictest773008-21kworker/u8:0+flush-179:022:45:241
703414999890,5cyclictest733781-21kworker/u8:0+events_unbound21:00:001
703409999893,4cyclictest740400-21kworker/u8:3+events_unbound21:05:240
703409999890,5cyclictest761568-21latency_hist22:05:020
703409999793,3cyclictest761573-21kworker/u8:2+events_unbound22:15:250
703409999791,4cyclictest740400-21kworker/u8:3+events_unbound21:15:210
703414999687,6cyclictest773008-21kworker/u8:0+flush-179:023:00:201
703414999588,5cyclictest737770-21kworker/u8:2+flush-179:021:15:261
703409999587,7cyclictest714939-21kworker/u8:4+flush-179:019:50:010
703414999486,5cyclictest759732-21kworker/u8:1+flush-179:022:00:191
703414999481,5cyclictest797657-21kworker/u8:2+events_unbound00:25:221
703409999484,4cyclictest731853-21kworker/u8:1+events_unbound20:45:270
703414999386,4cyclictest723440-21kworker/u8:3+flush-179:020:35:031
703414999386,4cyclictest723440-21kworker/u8:3+flush-179:020:35:031
703414999282,4cyclictest740400-21kworker/u8:3+events_unbound21:10:191
703409999286,4cyclictest766983-21kworker/u8:1+events_unbound22:50:150
703409999285,5cyclictest785958-21latency_hist23:20:020
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional