You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-26 - 05:39
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot6.osadl.org (updated Sun Apr 26, 2026 00:44:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
22810109910493,8cyclictest2313322-21latency_hist20:50:001
22810069910089,9cyclictest2318406-21kworker/u8:2+flush-179:022:20:010
22810069910089,9cyclictest2318406-21kworker/u8:2+flush-179:022:20:000
2281010999772,22cyclictest1213033-21systemd-journal00:00:001
2281006999679,14cyclictest2366617-21kworker/u8:1+events_unbound00:40:000
2281006999587,5cyclictest2306953-21latency_hist20:30:010
2281010999484,7cyclictest2284142-21latency_hist19:20:011
2281010999372,18cyclictest2290788-21latency_hist19:40:011
2281006999179,9cyclictest2328156-21kworker/u8:3+flush-179:021:45:010
2281010998981,6cyclictest2344394-21kworker/u8:0+events_unbound22:30:011
2281010998965,22cyclictest2321772-21/usr/sbin/munin21:15:241
2281006998778,6cyclictest2321569-21kworker/u8:1+events_unbound21:20:240
2281006998679,4cyclictest2280960-21kworker/u8:2+flush-179:019:30:140
2281006998678,5cyclictest2326815-21kworker/u8:0+events_unbound21:35:210
2281006998676,7cyclictest2292406-21kworker/u8:3+flush-179:020:00:230
2281006998579,4cyclictest2292406-21kworker/u8:3+events_unbound20:20:240
2281006998579,4cyclictest2284118-21kworker/u8:0+flush-179:019:25:270
2281006998476,5cyclictest2341196-21kworker/u8:1+events_unbound22:25:000
2281006998374,5cyclictest2366617-21kworker/u8:1+events_unbound23:55:010
2281006998274,4cyclictest2318406-21kworker/u8:2+events_unbound22:00:010
2281006998172,6cyclictest2311737-21latency_hist20:45:010
2281006998172,6cyclictest2311737-21latency_hist20:45:000
2281010998071,6cyclictest2280895-21kworker/u8:1+flush-179:019:10:251
2281010997971,6cyclictest1213033-21systemd-journal23:00:011
2281006997971,5cyclictest2357129-21kworker/u8:1+flush-179:023:10:210
2281006997971,5cyclictest2357129-21kworker/u8:1+flush-179:023:10:210
2281006997971,5cyclictest2292406-21kworker/u8:3+events_unbound20:35:240
2281010997768,7cyclictest1213033-21systemd-journal00:23:321
2281010997763,11cyclictest2293959-21latency_hist19:50:011
2281006997772,3cyclictest2366617-21kworker/u8:1+flush-179:023:35:190
2281006997770,4cyclictest2379993-21kworker/u8:2+flush-179:000:20:210
2281006997766,8cyclictest2313860-21kworker/u8:0+flush-179:021:00:000
2281010997670,4cyclictest2280960-21kworker/u8:2+flush-179:019:30:261
2281010997667,6cyclictest2280960-21kworker/u8:2+flush-179:019:50:221
228101099760,1cyclictest0-21swapper/121:53:591
2281006997667,6cyclictest2365029-21kworker/u8:2+events_unbound23:40:240
2281010997566,6cyclictest2366640-21latency_hist23:35:021
2281006997566,6cyclictest2292356-21kworker/u8:0+flush-179:019:55:200
2281006997565,7cyclictest2318362-21latency_hist21:05:020
2281010997464,7cyclictest2292356-21kworker/u8:0+flush-179:020:05:001
2281006997466,5cyclictest2320203-21apt-get21:10:110
2281006997366,5cyclictest2280960-21kworker/u8:2+flush-179:019:40:160
2281006997365,5cyclictest2366617-21kworker/u8:1+flush-179:000:15:200
2281006997266,4cyclictest2329824-21kworker/u8:1+flush-179:021:45:160
2281006997265,5cyclictest2344394-21kworker/u8:0+flush-179:022:45:000
2281006997164,5cyclictest2321569-21kworker/u8:1+flush-179:021:25:170
2281006997159,4cyclictest2365029-21kworker/u8:2+events_unbound00:00:170
2281006997064,5cyclictest2365029-21kworker/u8:2+flush-179:000:05:140
2281006997060,7cyclictest2344394-21kworker/u8:0+flush-179:022:55:250
2281010996962,5cyclictest2302172-21latency_hist20:15:011
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional