You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-19 - 11:26
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot6.osadl.org (updated Sun Jul 19, 2026 00:44:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
109106699165152,10cyclictest2677951-21cups-browsed00:00:020
109106799141132,6cyclictest1172638-21kworker/u8:2+flush-179:000:05:001
109106799141115,22cyclictest1151138-21latency_hist22:15:011
109106799133120,10cyclictest1213033-21systemd-journal20:40:011
109106799132112,17cyclictest1095748-21apt-get19:25:011
109106699118110,6cyclictest1148002-21kworker/u8:3+flush-179:022:15:220
109106699115105,7cyclictest1143189-21latency_hist21:50:000
109106799113105,5cyclictest1170476-21kworker/u8:1+events_unbound23:20:231
109106699113105,5cyclictest1089213-21kworker/u8:2+flush-179:019:45:180
109106699111104,5cyclictest1125671-21latency_hist20:55:010
109106799109103,4cyclictest1159374-21kworker/u8:0+events_unbound22:55:001
10910679910797,7cyclictest1125710-21kworker/u8:1+flush-179:021:15:251
10910669910796,8cyclictest1089213-21kworker/u8:2+flush-179:019:55:220
10910669910598,6cyclictest1157752-21kworker/u8:3+flush-179:022:45:240
10910669910494,8cyclictest1104719-21apt-get19:50:120
10910669910494,8cyclictest1104719-21apt-get19:50:120
10910679910396,4cyclictest1188368-21kworker/u8:0+flush-179:000:35:201
10910679910392,9cyclictest1188590-21apt-get00:10:131
10910669910297,4cyclictest1157752-21kworker/u8:3+flush-179:023:05:000
10910669910295,5cyclictest1129916-21kworker/u8:2+flush-179:021:05:240
10910679910091,6cyclictest1170476-21kworker/u8:1+flush-179:023:15:171
10910679910090,8cyclictest1165978-21/usr/sbin/munin23:00:251
10910669910091,6cyclictest1136839-21kworker/u8:3+flush-179:021:30:220
1091066999992,5cyclictest1170476-21kworker/u8:1+flush-179:023:20:180
1091067999791,4cyclictest1111112-21kworker/u8:0+flush-179:020:10:261
1091067999787,8cyclictest1128866-21latency_hist21:05:021
1091066999789,6cyclictest1149790-21kworker/u8:2+flush-179:022:25:210
1091067999686,7cyclictest1129916-21kworker/u8:2+flush-179:021:20:211
1091067999485,7cyclictest1213033-21systemd-journal00:35:001
1091066999485,6cyclictest1188368-21kworker/u8:0+flush-179:000:25:220
1091066999385,5cyclictest1099429-21latency_hist19:35:000
1091066999285,5cyclictest1188368-21kworker/u8:0+flush-179:000:10:170
1091067999183,5cyclictest1095713-21kworker/u8:0+flush-179:019:40:201
1091067999082,5cyclictest1129916-21kworker/u8:2+flush-179:021:25:261
1091066999082,7cyclictest1117700-21kworker/u8:0+flush-179:020:45:010
1091066999082,7cyclictest1117700-21kworker/u8:0+flush-179:020:45:010
1091066999082,5cyclictest1159374-21kworker/u8:0+flush-179:023:10:200
1091066999081,6cyclictest1101025-21latency_hist19:40:010
1091067998981,5cyclictest1149790-21kworker/u8:2+flush-179:022:25:241
1091066998983,4cyclictest1136839-21kworker/u8:3+events_unbound21:35:150
1091066998883,4cyclictest1172638-21kworker/u8:2+events_unbound23:30:170
1091066998882,4cyclictest1146394-21latency_hist22:00:020
1091066998882,4cyclictest1146394-21latency_hist22:00:010
1091066998781,4cyclictest1089213-21kworker/u8:2+flush-179:019:25:240
1091066998764,7cyclictest1149553-21latency_hist22:10:010
1091067998676,7cyclictest1178486-21latency_hist23:40:021
1091066998681,4cyclictest1139971-21kworker/u8:1+flush-179:022:00:250
1091066998680,5cyclictest1091196-21kworker/u8:3+events_unbound19:15:260
1091066998680,4cyclictest1148002-21kworker/u8:3+events_unbound22:10:250
1091066998677,7cyclictest1188368-21kworker/u8:0+flush-179:000:35:260
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional