You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-25 - 15:49
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot6.osadl.org (updated Sat Apr 25, 2026 12:44:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
88244599117111,5cyclictest928769-21kworker/u8:0+flush-179:009:55:011
88244599109103,5cyclictest974411-21kworker/u8:3+events_unbound12:05:001
8824409910899,7cyclictest865590-21kworker/u8:0+flush-179:007:30:000
88244599106100,4cyclictest895095-21kworker/u8:3+events_unbound08:15:231
8824409910497,5cyclictest934116-21kworker/u8:2+events_unbound10:15:010
8824459910196,4cyclictest973019-21kworker/u8:1+flush-179:012:20:011
882445999889,7cyclictest915798-21apt-get08:55:001
882445999791,4cyclictest895095-21kworker/u8:3+flush-179:008:00:231
882445999791,4cyclictest895095-21kworker/u8:3+flush-179:008:00:221
882445999689,5cyclictest908429-21kworker/u8:2+flush-179:009:20:001
882445999387,4cyclictest942082-21kworker/u8:3+flush-179:010:40:001
882445999386,5cyclictest892609-21kworker/u8:1+events_unbound07:45:221
882445999385,7cyclictest930357-21kworker/u8:1+events_unbound09:50:011
882440999384,6cyclictest888709-21kworker/u8:2+flush-179:007:35:160
882445999286,5cyclictest895095-21kworker/u8:3+flush-179:008:15:001
882445999285,5cyclictest940432-21kworker/u8:1+flush-179:010:15:241
882445999285,4cyclictest948878-21kworker/u8:0+flush-179:011:40:211
882440999286,4cyclictest953731-21kworker/u8:1+events_unbound11:10:010
882440999183,5cyclictest928784-21latency_hist09:35:010
882440999082,6cyclictest887139-21latency_hist07:25:010
882440999080,7cyclictest919247-21latency_hist09:05:010
882440998983,4cyclictest948878-21kworker/u8:0+events_unbound11:45:240
882440998979,5cyclictest948878-21kworker/u8:0+events_unbound10:45:000
882445998883,4cyclictest916287-21kworker/u8:0+flush-179:009:00:251
882445998781,5cyclictest895095-21kworker/u8:3+flush-179:008:05:241
882445998781,4cyclictest888709-21kworker/u8:2+events_unbound07:35:241
882445998776,4cyclictest919211-21kworker/u8:1+flush-179:009:30:251
882440998779,5cyclictest934116-21kworker/u8:2+events_unbound10:05:230
882445998681,3cyclictest865590-21kworker/u8:0+events_unbound07:30:241
882445998679,5cyclictest948878-21kworker/u8:0+events_unbound10:45:151
882445998580,4cyclictest973019-21kworker/u8:1+events_unbound12:25:241
882445998548,35cyclictest714-21Xorg12:21:591
882440998579,4cyclictest924062-21kworker/u8:3+flush-179:009:20:240
882440998578,5cyclictest899936-21kworker/u8:1+flush-179:008:25:170
882440998577,6cyclictest895095-21kworker/u8:3+flush-179:008:00:000
882445998479,4cyclictest899936-21kworker/u8:1+events_unbound08:25:241
882445998475,7cyclictest940682-21/usr/sbin/munin10:10:231
882445998374,7cyclictest972782-21latency_hist11:50:001
882440998376,5cyclictest924062-21kworker/u8:3+flush-179:009:35:170
882446998248,31cyclictest0-21swapper/212:21:592
882445998277,4cyclictest973019-21kworker/u8:1+events_unbound11:55:251
882445998277,4cyclictest966455-21kworker/u8:3+events_unbound11:30:221
882445998275,4cyclictest879385-21kworker/u8:1+events_unbound07:20:171
882440998274,6cyclictest908429-21kworker/u8:2+flush-179:008:40:000
88244099820,80cyclictest1-21systemd09:55:010
882445998175,4cyclictest973019-21kworker/u8:1+flush-179:012:05:201
882445998175,4cyclictest930357-21kworker/u8:1+flush-179:009:40:011
882445998175,4cyclictest924062-21kworker/u8:3+flush-179:009:25:151
882445998175,4cyclictest908429-21kworker/u8:2+events_unbound09:05:251
882445998169,5cyclictest942082-21kworker/u8:3+events_unbound11:05:231
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional