You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-03 - 11:50

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot6s.osadl.org (updated Mon Nov 03, 2025 00:44:45)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1861643996812,9cyclictest1916487-21/usr/sbin/munin00:30:211
186164099681,63cyclictest0-21swapper/023:15:140
186164499667,12cyclictest1902596-21apt-get23:10:012
1861643996421,6cyclictest0-21swapper/100:00:291
1861643996219,6cyclictest0-21swapper/119:35:281
1861643996121,34cyclictest0-21swapper/119:50:231
1861643996120,3cyclictest0-21swapper/120:10:281
186164499605,23cyclictest32-21ksoftirqd/220:30:012
1861643995920,31cyclictest0-21swapper/119:25:271
1861643995919,4cyclictest0-21swapper/120:20:191
186164499583,37cyclictest30-21rcuc/220:50:202
1861643995823,27cyclictest0-21swapper/119:45:311
1861643995822,4cyclictest0-21swapper/119:55:331
1861643995821,32cyclictest0-21swapper/100:25:251
1861643995821,32cyclictest0-21swapper/100:25:251
1861643995818,4cyclictest0-21swapper/122:40:281
1861643995718,3cyclictest0-21swapper/120:35:231
1861643995717,3cyclictest0-21swapper/120:15:211
1861643995629,23cyclictest0-21swapper/120:45:321
1861643995619,8cyclictest0-21swapper/121:05:301
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional