You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-19 - 07:23

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack0slot4s.osadl.org (updated Fri Apr 19, 2024 00:46:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
31319422384378,4sleep20-21swapper/219:07:188
31319952373351,14sleep130-21swapper/1319:08:035
31321102371351,13sleep80-21swapper/819:09:0214
31320572364345,12sleep30-21swapper/319:08:259
31321482363355,5sleep50-21swapper/519:09:3111
31321162347323,15sleep140-21swapper/1419:09:086
31320872347325,15sleep60-21swapper/619:08:4412
31320702347324,15sleep120-21swapper/1219:08:344
31318462347325,15sleep90-21swapper/919:06:0615
31320272346323,15sleep70-21swapper/719:08:1213
31321782345324,14sleep150-21swapper/1519:09:577
31319702345322,15sleep110-21swapper/1119:07:443
31318582344321,15sleep40-21swapper/419:06:1710
31319922343321,15sleep100-21swapper/1019:07:592
31321022342320,15sleep00-21swapper/019:08:540
31320022342321,14sleep10-21swapper/119:08:071
3132579995049,1cyclictest0-21swapper/421:13:3310
3132597994645,1cyclictest3171180-21kworker/u32:0+flush-259:019:55:302
3132582994610,11cyclictest0-21swapper/520:05:4011
3132610994039,1cyclictest3491927-21kworker/u32:3+events_unbound23:25:176
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional