You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-11-29 - 02:30

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  

x86 Intel Core i9-9900K @3600 MHz, Linux 5.10.153-rt76 (Profile)

Latency plot of shadow in rack #0, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack0slot5s.osadl.org (updated Tue Nov 29, 2022 00:45:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
193652799424423,1cyclictest2081751-21turbostat22:29:556
193646799424424,0cyclictest2103989-21turbostat22:59:550
193646799424424,0cyclictest2103989-21turbostat22:59:550
1936504994230,423cyclictest0-21swapper/820:14:5514
1936495994230,423cyclictest0-21swapper/619:59:5512
1936495994230,423cyclictest0-21swapper/619:59:5512
193653299420420,0cyclictest0-21swapper/1522:44:567
193649999420418,2cyclictest2103989-21turbostat22:55:0113
193650499418417,1cyclictest0-21swapper/823:09:5614
193649999415415,0cyclictest0-21swapper/720:09:5513
193653299414414,0cyclictest0-21swapper/1522:20:007
193647299414413,1cyclictest19750irq/9-acpi20:02:001
193647299414413,1cyclictest19750irq/9-acpi20:02:001
193649999411409,2cyclictest2148507-21turbostat23:59:5513
193653299409408,1cyclictest0-21swapper/1520:55:007
193646799408406,2cyclictest1936190-21turbostat19:14:550
193653299406404,2cyclictest0-21swapper/1521:00:007
193649599405405,0cyclictest2159658-21turbostat00:14:5412
193646799405403,2cyclictest1689373-21kworker/0:019:50:240
193650499403401,2cyclictest1951996-21turbostat19:34:5514
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional