You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-03-25 - 23:48

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack3slot6s.osadl.org (updated Tue Mar 25, 2025 12:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
108842125114,6sleep30-21swapper/307:07:543
1850421140,4sleep01107699cyclictest10:10:100
11018210796,6sleep20-21swapper/207:09:372
10985210796,6sleep10-21swapper/107:09:121
1096429988,6sleep00-21swapper/007:08:550
38892830,1sleep03892-21cpuspeed_turbos11:40:130
154602830,0sleep00-21swapper/010:06:330
322872730,1sleep132288-21expr11:00:141
125092670,0sleep00-21swapper/010:38:320
11076993317,14cyclictest0-21swapper/007:20:110
67262300,0sleep16728-21ssh10:32:151
1107699230,17cyclictest0-21swapper/012:27:040
219122220,1sleep30-21swapper/310:13:593
1107699220,17cyclictest0-21swapper/011:24:040
1107699220,17cyclictest0-21swapper/007:35:040
1107999211,3cyclictest0-21swapper/311:14:413
1107999211,18cyclictest0-21swapper/311:40:143
1107999210,3cyclictest5520-21aten2.4_r3power08:15:123
1107999210,3cyclictest24451-21memory09:40:163
1107999210,3cyclictest22681-21timerwakeupswit07:35:293
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional