You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-27 - 07:32

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack3slot6s.osadl.org (updated Sat Jul 27, 2024 00:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32754211894,19sleep00-21swapper/019:09:070
352211597,12sleep30-21swapper/319:09:583
32745210897,6sleep10-21swapper/119:09:001
3248629786,6sleep20-21swapper/219:05:412
102752750,0sleep00-21swapper/022:46:580
170272700,0sleep20-21swapper/221:45:112
298152240,0sleep00-21swapper/023:08:390
382992017,2cyclictest2875-21kworker/u8:021:32:041
382992017,2cyclictest10018-21kworker/u8:221:42:041
145522200,1sleep00-21swapper/000:00:540
64302190,0sleep10-21swapper/123:52:491
384991916,2cyclictest15145-21kworker/u8:121:51:043
302532190,0sleep00-21swapper/021:59:520
66542180,0sleep10-21swapper/120:45:111
382991815,2cyclictest25201-21kworker/u8:223:17:041
384991714,2cyclictest8082-21kworker/u8:023:21:043
38499170,2cyclictest0-21swapper/321:32:043
383991714,2cyclictest6882-21kworker/u8:122:53:042
383991714,2cyclictest30885-21kworker/u8:022:38:042
382991714,2cyclictest28734-21kworker/u8:121:24:041
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional