You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-01 - 00:23

x86 Intel Xeon E3-1220L V2 @2300 MHz, Linux 4.19.8-rt6 (Profile)

Latency plot of system in rack #4, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack4slot0.osadl.org (updated Thu Jun 30, 2022 12:44:19)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2683921360,0sleep026765-21sshd09:46:520
41121260,0sleep00-21swapper/012:20:110
124421130,0sleep20-21swapper/209:58:412
2192721110,0sleep00-21swapper/011:10:180
1252921060,2sleep0314999cyclictest10:47:240
143802990,3sleep1231rcuc/110:54:551
305302820,3sleep2315199cyclictest09:47:182
243832760,0sleep30-21swapper/311:21:263
209362740,1sleep220929-21sshd11:57:082
315432720,0sleep20-21swapper/210:56:482
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional