You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 18:52

x86 Intel Xeon E3-1220L V2 @2300 MHz, Linux 4.19.8-rt6 (Profile)

Latency plot of system in rack #4, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack4slot0.osadl.org (updated Fri Aug 05, 2022 12:44:12)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1426421320,2sleep0568099cyclictest09:30:420
1077121270,0sleep010770-21sshd10:48:020
980421210,0sleep20-21swapper/211:42:552
651021160,0sleep26511-21sshd12:04:352
2941821110,2sleep2568299cyclictest11:52:242
180342930,1sleep21278-21runrttasks10:30:322
200462860,2sleep1568199cyclictest09:57:451
130462830,0sleep30-21swapper/310:15:223
42612790,0sleep30-21swapper/310:54:383
252902770,1sleep325289-21sshd11:55:343
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional