You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-24 - 14:28

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #4, slot #1

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot1s.osadl.org (updated Fri Jul 24, 2026 12:44:19)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
250821190,3sleep30-21swapper/312:23:313
250821190,3sleep30-21swapper/312:23:313
250821190,3sleep30-21swapper/312:23:313
245382950,2chrt24537-21sshd09:00:560
245382950,2chrt24537-21sshd09:00:560
275582890,2chrt0-21swapper/312:03:373
275582890,2chrt0-21swapper/312:03:373
326172820,3sleep10-21swapper/107:56:131
64182760,3chrt0-21swapper/109:38:481
64182760,3chrt0-21swapper/109:38:481
64182760,3chrt0-21swapper/109:38:481
20382680,2sleep30-21swapper/310:53:473
20382680,2sleep30-21swapper/310:53:473
20382680,2sleep30-21swapper/310:53:473
20382680,2sleep30-21swapper/310:53:473
85722630,2chrt0-21swapper/309:43:523
85722630,2chrt0-21swapper/309:43:523
85722630,2chrt0-21swapper/309:43:523
85722630,2chrt0-21swapper/309:43:523
262222600,3sleep20-21swapper/207:38:492
262222600,3sleep20-21swapper/207:38:492
86552590,2sleep20-21swapper/208:18:452
86552590,2sleep20-21swapper/208:18:452
86552590,2sleep20-21swapper/208:18:452
194662570,3sleep2351rcuc/211:38:522
194662570,3sleep2351rcuc/211:38:522
12212550,3chrt0-21swapper/110:53:331
12212550,3chrt0-21swapper/110:53:331
196672540,2sleep20-21swapper/210:13:502
196672540,2sleep20-21swapper/210:13:502
196672540,2sleep20-21swapper/210:13:502
254372510,3sleep20-21swapper/209:03:432
254372510,3sleep20-21swapper/209:03:432
202802510,3sleep120163-21/usr/sbin/munin11:43:421
202802510,3sleep120163-21/usr/sbin/munin11:43:421
202802510,3sleep120163-21/usr/sbin/munin11:43:421
165892510,2sleep20-21swapper/208:38:522
165892510,2sleep20-21swapper/208:38:522
262492460,1sleep3431rcuc/309:03:523
262492460,1sleep3431rcuc/309:03:523
226942460,2sleep122690-21strings11:48:481
226942460,2sleep122690-21strings11:48:481
160192460,2chrt0-21swapper/110:03:521
160192460,2chrt0-21swapper/110:03:521
284222440,1sleep10-21swapper/110:38:411
284222440,1sleep10-21swapper/110:38:411
229692440,2chrt0-21swapper/307:28:533
229692440,2chrt0-21swapper/307:28:533
245842430,1sleep3431rcuc/310:28:423
245842430,1sleep3431rcuc/310:28:423
245842430,1sleep3431rcuc/310:28:423
164952400,2sleep116586-21cat08:38:511
164952400,2sleep116586-21cat08:38:511
16317994010,11cyclictest11820-21latency_hist08:28:380
16317994010,11cyclictest11820-21latency_hist08:28:380
16317993712,8cyclictest873-21gltestperf07:58:450
16317993712,8cyclictest873-21gltestperf07:58:450
16317993712,11cyclictest4634-21df12:28:420
16317993712,11cyclictest4634-21df12:28:420
16318993630,4cyclictest16315-21cyclictest12:28:441
16318993630,4cyclictest16315-21cyclictest12:28:441
16317993614,18cyclictest2595-21df_inode08:03:410
16317993614,18cyclictest2595-21df_inode08:03:410
16317993610,8cyclictest26414-21strings11:58:470
16317993610,8cyclictest26414-21strings11:58:470
16318993528,5cyclictest16210-21latency_hist11:33:291
16318993528,5cyclictest16210-21latency_hist11:33:291
16318993528,5cyclictest16210-21latency_hist11:33:291
16317993527,6cyclictest24050-21fschecks_count11:53:420
16317993527,6cyclictest20894-21fschecks_time10:18:420
16317993527,6cyclictest20894-21fschecks_time10:18:420
202252340,3sleep00-21swapper/008:48:500
202252340,3sleep00-21swapper/008:48:500
1631799348,8cyclictest0-21swapper/010:38:070
1631799348,8cyclictest0-21swapper/010:38:070
1631799348,8cyclictest0-21swapper/010:38:070
1631799347,10cyclictest233922sleep007:32:360
1631799347,10cyclictest233922sleep007:32:360
16317993428,4cyclictest700-21192.168.115.40-manager07:41:450
16317993428,4cyclictest700-21192.168.115.40-manager07:41:450
16317993422,9cyclictest28384-21ntp_states12:03:500
16317993422,9cyclictest28384-21ntp_states12:03:500
16317993410,16cyclictest27510-21strings09:08:470
16317993410,16cyclictest27510-21strings09:08:470
16318993325,6cyclictest17430-21threads11:33:521
16318993325,6cyclictest17430-21threads11:33:521
1631799336,13cyclictest10192-21ntp_states09:48:490
1631799336,13cyclictest10192-21ntp_states09:48:490
16317993326,5cyclictest550-21cron10:48:430
16317993326,5cyclictest550-21cron10:48:430
16317993323,8cyclictest16315-21cyclictest09:29:060
16317993323,8cyclictest16315-21cyclictest09:29:060
16317993319,8cyclictest0-21swapper/011:20:000
16317993319,8cyclictest0-21swapper/011:20:000
16317993319,8cyclictest0-21swapper/011:20:000
16317993312,7cyclictest7025-21memory12:33:450
16317993312,7cyclictest7025-21memory12:33:450
16317993312,7cyclictest7025-21memory12:33:450
1631799327,11cyclictest7314-21latency_hist09:43:410
1631799327,11cyclictest7314-21latency_hist09:43:410
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional