You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-14 - 02:25

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #4, slot #1

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot1s.osadl.org (updated Sat Mar 14, 2026 00:44:12)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1446621290,3chrt0-21swapper/222:11:432
1446621290,3chrt0-21swapper/222:11:432
14192780,4sleep20-21swapper/220:11:402
14192780,4sleep20-21swapper/220:11:402
246112750,2chrt0-21swapper/219:46:392
246112750,2chrt0-21swapper/219:46:392
311842650,3chrt0-21swapper/222:56:422
311842650,3chrt0-21swapper/222:56:422
217932640,2sleep20-21swapper/222:31:412
217932640,2sleep20-21swapper/222:31:412
138462630,2chrt0-21swapper/323:36:433
138462630,2chrt0-21swapper/323:36:433
106562620,3chrt0-21swapper/222:01:422
106562620,3chrt0-21swapper/222:01:422
106562620,3chrt0-21swapper/222:01:422
57812580,3sleep20-21swapper/223:16:362
57812580,3sleep20-21swapper/223:16:362
254782580,3sleep20-21swapper/200:06:502
254782580,3sleep20-21swapper/200:06:502
11480995845,8cyclictest0-21swapper/000:01:330
11480995845,8cyclictest0-21swapper/000:01:330
293362560,3chrt0-21swapper/122:51:421
293362560,3chrt0-21swapper/122:51:421
277372540,3sleep30-21swapper/321:21:393
277372540,3sleep30-21swapper/321:21:393
188082540,2chrt18637-21latency_hist23:51:350
35332520,3sleep03527-21idleruntime20:16:400
35332520,3sleep03527-21idleruntime20:16:400
85622500,3chrt0-21swapper/323:21:473
85622500,3chrt0-21swapper/323:21:473
85622500,3chrt0-21swapper/323:21:473
35052490,3sleep10-21swapper/121:41:471
35052490,3sleep10-21swapper/121:41:471
126422490,1sleep10-21swapper/122:06:441
126422490,1sleep10-21swapper/122:06:441
84022470,3sleep10-21swapper/123:21:451
84022470,3sleep10-21swapper/123:21:451
84022470,3sleep10-21swapper/123:21:451
35422460,1chrt90-1pr/ttyS023:09:431
35422460,1chrt90-1pr/ttyS023:09:431
128482450,2chrt0-21swapper/022:06:470
128482450,2chrt0-21swapper/022:06:470
11480994433,6cyclictest0-21swapper/000:01:420
11480994433,6cyclictest0-21swapper/000:01:420
11480994433,6cyclictest0-21swapper/000:01:420
309032420,6sleep030906-21proc_pri00:21:500
309032420,6sleep030906-21proc_pri00:21:500
309032420,6sleep030906-21proc_pri00:21:500
259722400,2sleep20-21swapper/221:16:402
259722400,2sleep20-21swapper/221:16:402
25542390,3sleep20-21swapper/221:41:362
25542390,3sleep20-21swapper/221:41:362
319072370,3sleep30-21swapper/320:06:383
319072370,3sleep30-21swapper/320:06:383
319072370,3sleep30-21swapper/320:06:383
236112360,2sleep10-21swapper/100:01:501
236112360,2sleep10-21swapper/100:01:501
236112360,2sleep10-21swapper/100:01:501
11481993623,3cyclictest181rcu_preempt22:33:561
11481993623,3cyclictest181rcu_preempt22:33:561
11481993425,7cyclictest26933-21/usr/sbin/munin22:46:431
11481993425,7cyclictest26933-21/usr/sbin/munin22:46:431
11480993425,6cyclictest11715-21latency_hist22:06:390
11480993425,6cyclictest11715-21latency_hist22:06:390
191302330,3chrt0-21swapper/120:56:491
191302330,3chrt0-21swapper/120:56:491
154932330,2chrt15494-21/usr/sbin/munin20:46:481
154932330,2chrt15494-21/usr/sbin/munin20:46:481
11481993327,4cyclictest6744-21switchtime23:16:471
11481993327,4cyclictest6744-21switchtime23:16:471
11481993326,5cyclictest4786-21gltestperf21:46:411
11481993326,5cyclictest4786-21gltestperf21:46:411
11480993326,5cyclictest5473-21threads21:46:500
11480993326,5cyclictest5473-21threads21:46:500
11480993323,8cyclictest8680-21timerandwakeup23:21:480
11480993323,8cyclictest8680-21timerandwakeup23:21:480
11480993323,8cyclictest8680-21timerandwakeup23:21:480
11480993323,8cyclictest19752-21latency_hist21:01:270
11480993323,8cyclictest19752-21latency_hist21:01:270
11480993318,12cyclictest0-21swapper/021:06:370
11480993318,12cyclictest0-21swapper/021:06:370
11480993227,3cyclictest22277-21kworker/u10:2-rpciod21:17:240
11480993227,3cyclictest22277-21kworker/u10:2-rpciod21:17:240
236512310,3chrt0-21swapper/221:11:332
236512310,3chrt0-21swapper/221:11:332
163772310,4sleep20-21swapper/222:16:462
163772310,4sleep20-21swapper/222:16:462
163772310,4sleep20-21swapper/222:16:462
125162310,3sleep30-21swapper/323:31:483
125162310,3sleep30-21swapper/323:31:483
11481993125,4cyclictest10186-21needreboot23:26:441
11481993125,4cyclictest10186-21needreboot23:26:441
11481993124,5cyclictest25069-21cpu22:41:381
11481993124,5cyclictest25069-21cpu22:41:381
11481993123,6cyclictest28875-21needreboot00:16:431
11481993123,6cyclictest28875-21needreboot00:16:431
11480993126,3cyclictest7421-21sh23:21:270
11480993126,3cyclictest7421-21sh23:21:270
11480993123,6cyclictest21530-21fschecks_time22:31:390
11480993123,6cyclictest21530-21fschecks_time22:31:390
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional