You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-12 - 17:00
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #4, slot #1

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot1s.osadl.org (updated Mon Jan 12, 2026 12:44:11)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
347821470,1sleep10-21swapper/108:50:491
347821470,1sleep10-21swapper/108:50:491
1675621430,2sleep1281ktimers/109:25:501
1675621430,2sleep1281ktimers/109:25:501
2905121030,2chrt29048-21ntpq11:25:490
66172840,2sleep10-21swapper/110:25:481
66172840,2sleep10-21swapper/110:25:481
180172800,4sleep018020-21tail09:30:440
180172800,4sleep018020-21tail09:30:440
162222740,2sleep1281ktimers/108:00:311
162222740,2sleep1281ktimers/108:00:311
15022600,1sleep11546-21netstat08:45:471
222612570,2sleep030253-21cyclictest08:15:420
222612570,2sleep030253-21cyclictest08:15:420
212402560,2sleep00-21swapper/011:05:430
212402560,2sleep00-21swapper/011:05:430
282782470,1sleep10-21swapper/111:25:381
262662470,2sleep10-21swapper/108:25:441
262662470,2sleep10-21swapper/108:25:441
29062440,2sleep30-21swapper/310:15:493
29062440,2sleep30-21swapper/310:15:493
163512440,3sleep30-21swapper/312:20:483
163512440,3sleep30-21swapper/312:20:483
84532430,3sleep20-21swapper/209:05:422
84532430,3sleep20-21swapper/209:05:422
84532430,3sleep20-21swapper/209:05:422
100652420,3sleep10-21swapper/112:00:521
100652420,3sleep10-21swapper/112:00:521
55062400,3sleep05508-21tune2fs11:50:420
55062400,3sleep05508-21tune2fs11:50:420
89352390,4chrt0-21swapper/310:30:533
89352390,4chrt0-21swapper/310:30:533
304082390,2sleep30-21swapper/311:30:433
304082390,2sleep30-21swapper/311:30:433
30264993733,3cyclictest8703-21latency_hist07:40:300
30264993733,3cyclictest8703-21latency_hist07:40:300
46882360,1sleep04800-21fschecks_time08:55:430
46882360,1sleep04800-21fschecks_time08:55:430
227802360,4sleep30-21swapper/308:15:493
227802360,4sleep30-21swapper/308:15:493
65532350,3sleep30-21swapper/311:50:533
65532350,3sleep30-21swapper/311:50:533
30264993526,6cyclictest16151-21cron08:00:300
30264993526,6cyclictest16151-21cron08:00:300
30265993427,5cyclictest25039-21kernelversion11:15:441
30265993427,5cyclictest25039-21kernelversion11:15:441
30265993427,5cyclictest25039-21kernelversion11:15:441
307172330,3sleep30-21swapper/308:35:513
307172330,3sleep30-21swapper/308:35:513
3026799331,25cyclictest0-21swapper/308:12:033
30264993325,6cyclictest11946-21latency_hist09:15:340
30264993325,6cyclictest11946-21latency_hist09:15:340
33922320,4sleep30-21swapper/308:50:473
33922320,4sleep30-21swapper/308:50:473
30265993226,4cyclictest547-21rs:main1
30265993226,4cyclictest547-21rs:main1
30264993225,4cyclictest6871-21switchtime10:25:520
30264993225,4cyclictest6871-21switchtime10:25:520
30264993223,6cyclictest3488-21fschecks_count07:25:420
30264993223,6cyclictest3488-21fschecks_count07:25:420
3026799311,24cyclictest29952chrt07:24:193
3026799311,24cyclictest29952chrt07:24:193
3026799311,22cyclictest0-21swapper/307:56:033
3026799311,22cyclictest0-21swapper/307:56:033
30265993125,4cyclictest1346-21avahi-daemon10:35:511
30265993125,4cyclictest1346-21avahi-daemon10:35:511
30264993127,2cyclictest0-21swapper/011:40:300
30264993127,2cyclictest0-21swapper/011:40:300
3026799301,24cyclictest4800-21chrt11:47:153
3026799301,24cyclictest4800-21chrt11:47:153
30265993024,5cyclictest29599-21fschecks_count08:35:401
30265993024,5cyclictest29599-21fschecks_count08:35:401
30265993023,5cyclictest14059-21sshd12:11:201
30265993023,5cyclictest14059-21sshd12:11:201
30264993025,3cyclictest11485-21missed_timers12:05:450
30264993025,3cyclictest11485-21missed_timers12:05:450
30264993024,4cyclictest2477-21gltestperf10:15:430
30264993024,4cyclictest2477-21gltestperf10:15:430
30264993023,5cyclictest30974-21proc_pri11:30:500
30264993023,5cyclictest30974-21proc_pri11:30:500
30264993023,4cyclictest0-21swapper/012:00:300
30264993023,4cyclictest0-21swapper/012:00:300
34822290,4sleep1271rcuc/107:25:421
34822290,4sleep1271rcuc/107:25:421
3026799291,22cyclictest5358-21chrt10:21:363
3026799291,22cyclictest5358-21chrt10:21:363
3026799291,22cyclictest5358-21chrt10:21:363
3026799291,22cyclictest0-21swapper/307:28:053
3026799291,22cyclictest0-21swapper/307:28:053
30265992923,5cyclictest16250-21timerandwakeup10:50:521
30265992923,5cyclictest16250-21timerandwakeup10:50:521
30265992923,5cyclictest16250-21timerandwakeup10:50:521
30265992922,5cyclictest7945-21cut10:30:421
30265992922,5cyclictest7945-21cut10:30:421
30265992922,5cyclictest23702-21latency_hist08:20:311
30265992922,5cyclictest23702-21latency_hist08:20:311
30264992924,4cyclictest2176-21ntp_kernel_pll_07:20:480
30264992924,4cyclictest2176-21ntp_kernel_pll_07:20:480
30264992924,3cyclictest20756-21latency_hist12:35:370
30264992924,3cyclictest20756-21latency_hist12:35:370
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional