You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-15 - 01:58

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #4, slot #1

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack4slot1s.osadl.org (updated Wed Apr 15, 2026 00:44:13)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2919521240,3chrt0-21swapper/000:37:120
2919521240,3chrt0-21swapper/000:37:120
2919521240,3chrt0-21swapper/000:37:120
276132960,2sleep027616-21gltestperf23:07:110
276132960,2sleep027616-21gltestperf23:07:110
18292940,2sleep00-21swapper/021:57:170
18292940,2sleep00-21swapper/021:57:170
23752930,3sleep30-21swapper/323:27:083
6492800,9sleep0171ktimers/020:27:200
204692780,3sleep30-21swapper/322:47:173
204692780,3sleep30-21swapper/322:47:173
199052710,2chrt0-21swapper/122:47:111
199052710,2chrt0-21swapper/122:47:111
160322710,4sleep30-21swapper/321:07:233
160322710,4sleep30-21swapper/321:07:233
299852700,2sleep00-21swapper/023:12:180
299852700,2sleep00-21swapper/023:12:180
38242660,3sleep30-21swapper/320:37:133
38242660,3sleep30-21swapper/320:37:133
173862650,3sleep30-21swapper/321:12:173
173862650,3sleep30-21swapper/321:12:173
223022630,2sleep30-21swapper/321:27:093
223022630,2sleep30-21swapper/321:27:093
223022630,2sleep30-21swapper/321:27:093
20852600,4chrt0-21swapper/321:57:203
20852600,4chrt0-21swapper/321:57:203
83362580,2sleep30-21swapper/320:47:213
83362580,2sleep30-21swapper/320:47:213
53452580,3sleep30-21swapper/322:07:133
53452580,3sleep30-21swapper/322:07:133
257962570,3sleep30-21swapper/321:36:583
257962570,3sleep30-21swapper/321:36:583
177242570,3chrt0-21swapper/322:41:583
177242570,3chrt0-21swapper/322:41:583
78912530,2sleep07900-21acpi19:22:090
78912530,2sleep07900-21acpi19:22:090
229262530,3sleep10-21swapper/120:02:091
229262530,3sleep10-21swapper/120:02:091
306252470,1chrt0-21swapper/123:15:081
306252470,1chrt0-21swapper/123:15:081
4459994536,3cyclictest0-21swapper/000:02:160
4459994536,3cyclictest0-21swapper/000:02:160
4459994232,8cyclictest0-21swapper/000:02:000
4459994232,8cyclictest0-21swapper/000:02:000
4459994232,8cyclictest0-21swapper/000:02:000
196292420,2chrt19632-21latency19:52:121
231392410,3sleep14441-21cyclictest21:27:191
231392410,3sleep14441-21cyclictest21:27:191
241142400,3sleep30-21swapper/322:57:143
241142400,3sleep30-21swapper/322:57:143
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional