You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-22 - 03:27

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #4, slot #1

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack4slot1s.osadl.org (updated Sat Nov 22, 2025 00:44:08)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
231421160,2sleep20-21swapper/221:23:552
231421160,2sleep20-21swapper/221:23:552
2895621140,2sleep30-21swapper/321:08:533
2895621140,2sleep30-21swapper/321:08:533
338921120,4sleep20-21swapper/222:53:362
338921120,4sleep20-21swapper/222:53:362
304062840,3sleep20-21swapper/219:48:482
282262790,4sleep20-21swapper/223:58:442
93172740,2chrt9055-21latency_hist20:18:421
93172740,2chrt9055-21latency_hist20:18:421
285402720,2sleep30-21swapper/323:58:493
285402720,2sleep30-21swapper/323:58:493
209102700,3chrt0-21swapper/223:38:502
72972620,2sleep30-21swapper/323:03:423
72972620,2sleep30-21swapper/323:03:423
287062590,3chrt0-21swapper/023:58:500
287062590,3chrt0-21swapper/023:58:500
192522590,3sleep20-21swapper/223:33:512
110582570,3sleep30-21swapper/321:48:403
110582570,3sleep30-21swapper/321:48:403
110582570,3sleep30-21swapper/321:48:403
3722560,1sleep1385-21cut21:18:571
3722560,1sleep1385-21cut21:18:571
286122560,3sleep30-21swapper/322:33:513
286122560,3sleep30-21swapper/322:33:513
37962550,3sleep20-21swapper/220:03:522
1686799538,7cyclictest171ktimers/020:28:460
1686799538,7cyclictest171ktimers/020:28:460
1686799538,7cyclictest171ktimers/020:28:460
16867995346,4cyclictest55150irq/47-eth019:33:490
16867995344,7cyclictest55150irq/47-eth023:48:470
16867995342,9cyclictest55150irq/47-eth023:28:480
16867995342,9cyclictest55150irq/47-eth023:28:480
297552520,2sleep20-21swapper/219:44:422
297552520,2sleep20-21swapper/219:44:422
1686799507,12cyclictest181rcu_preempt22:18:480
1686799507,12cyclictest181rcu_preempt22:18:480
1686799504,40cyclictest24623-21taskset20:58:470
1686799498,9cyclictest181rcu_preempt20:43:460
1686799498,9cyclictest181rcu_preempt20:43:460
233732480,3sleep20-21swapper/220:53:522
233732480,3sleep20-21swapper/220:53:522
1686799482,11cyclictest181rcu_preempt20:38:500
1686799482,11cyclictest181rcu_preempt20:38:500
170822440,4sleep20-21swapper/220:38:492
170822440,4sleep20-21swapper/220:38:492
16867994421,11cyclictest181rcu_preempt20:18:470
16867994415,9cyclictest181rcu_preempt21:33:500
16867994415,9cyclictest181rcu_preempt21:33:500
1686799441,35cyclictest11293-21taskset23:13:520
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional