You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-06-17 - 22:33
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack4slot4.osadl.org (updated Mon Jun 17, 2024 12:49:19)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
46050520irq/122-QManpo6593-2109:24:360
46050520irq/122-QManpo6593-2109:24:360
3112399484cyclictest0-21swapper/111:48:201
3112399484cyclictest0-21swapper/111:48:201
3112399484cyclictest0-21swapper/111:48:201
46050450irq/122-QManpo0-210
46050450irq/122-QManpo0-210
3112399452cyclictest9949-21munin-run10:57:541
3112399452cyclictest9949-21munin-run10:57:541
46650440irq/116-QManpo7180-2109:24:363
3112399442cyclictest24900-21ntp_states11:28:251
3112399442cyclictest24900-21ntp_states11:28:251
3112399442cyclictest24900-21ntp_states11:28:251
31123994418cyclictest22680-21basename08:57:541
31123994418cyclictest22680-21basename08:57:541
71430rcu_preempt0-21swapper/208:43:042
71430rcu_preempt0-21swapper/208:43:042
71430rcu_preempt0-21swapper/012:08:070
71430rcu_preempt0-21swapper/012:08:070
3112399434cyclictest0-21swapper/111:03:151
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional