You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-05-29 - 13:27

x86 Intel Xeon-E31220L @2200 MHz, Linux 4.9.47-rt37 (Profile)

Latency plot of system in rack #5, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack5slot0.osadl.org (updated Sun May 29, 2022 00:44:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
94921410,0sleep00-21swapper/022:29:180
1329321400,1sleep113294-21sshd22:33:121
1729821320,1sleep117283-21sshd00:16:411
1209021250,2sleep112084-21sshd21:45:191
1123021240,3sleep23260899cyclictest23:53:092
2845521200,3sleep23260899cyclictest00:26:202
1834121200,3sleep23260899cyclictest22:22:152
2878921060,2sleep228788-21bash22:45:522
1336021060,1sleep08-21rcu_preempt21:42:370
1062221020,5sleep30-21swapper/322:30:103
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional