You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-08 - 04:44

x86 Intel Xeon-E31220L @2200 MHz, Linux 4.9.47-rt37 (Profile)

Latency plot of system in rack #5, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack5slot0.osadl.org (updated Wed Feb 08, 2023 00:44:46)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3038021330,3sleep271599cyclictest21:53:172
1742321260,5sleep271599cyclictest22:14:542
2904721250,3sleep271599cyclictest22:29:562
50521240,0sleep0499-21sshd22:47:140
1289921230,2sleep10-21swapper/123:16:251
2127821220,1sleep30-21swapper/322:32:023
237012980,0sleep323696-21sshd22:04:043
231182970,4sleep171199cyclictest00:02:301
11042940,2sleep31099-21bash22:13:263
304562930,0sleep00-21swapper/022:32:510
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional