You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-06-20 - 07:36
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack5slot0.osadl.org (updated Thu Jun 20, 2024 00:44:46)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3176521390,3sleep31475699cyclictest21:12:303
1287021340,5sleep01475399cyclictest21:40:550
3111521260,2sleep331107-21sshd23:32:483
3135121240,2sleep20-21swapper/222:59:042
1567221200,2sleep10-21swapper/122:02:321
1690521130,3sleep11475499cyclictest21:32:141
3180721120,3sleep21475599cyclictest23:51:142
285752960,0sleep00-21swapper/022:43:320
1438929632,43sleep30-21swapper/319:08:383
249942940,2sleep11926-21nfsd21:14:551
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional