You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-02-27 - 04:26
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack5slot0.osadl.org (updated Tue Feb 27, 2024 00:44:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2705921380,2sleep327054-21sshd21:26:473
2898121370,2sleep22092899cyclictest22:41:312
1701721220,2sleep30-21swapper/322:25:133
1724221150,1sleep017234-21sshd21:10:400
297252990,1sleep01875-21nfsd22:04:230
84802970,2sleep10-21swapper/121:24:451
235552970,3sleep11877-21nfsd22:18:341
235552970,3sleep11877-21nfsd22:18:341
206442950,2sleep21877-21nfsd00:11:132
206442950,2sleep21877-21nfsd00:11:122
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional